

FIGURE 3. LM3100 Demonstration Board Top View




FIGURE 4. LM3100 Demonstration Board Bottom View

Demonstration Board Quick Setup Procedures

Step	Description	Notes
1	Connect power supply to VIN terminals	V _{IN} range 8V to 36V
2	Connect load to the VOUT terminals	I _{OUT} range 0A to 1.5A
3	SD (JP1) should be left open for normal operation Short this jumper to shutdown	
4	Set VIN = 18V, with no load applied, check VOUT with voltmeter	Nominal 3.3V
5	Apply 1.5A load and check VOUT again	Nominal 3.3V
6	Short output terminals and check short circuit current with an ammeter	Nominal 2.2A
7	Short SD jumper to check for shutdown function	

Demonstration Board Performance Characteristic

Description	Symbol	Condition	Min	Typ	Max	Unit
Input Voltage	V_{IN}		8	18	36	V
Output Voltage	V_{OUT}		3.2	3.3	3.4	V
Output Current	I_{OUT}		0	-	1.5	A
Output Voltage Ripple	$V_{OUT(Ripple)}$		-	-	50	mVP-P
Output Voltage Regulation	ΔV_{OUT}	All V_{IN} and I_{OUT} conditions	-1.5		+1.5	%
Efficiency		$V_{IN} = 8V$	88		93	%
		$V_{IN} = 36V$ ($I_{OUT} = 0.1A$ to $1.5A$)	73		82	
Output Short Current Limit	I_{LIM-SC}			2.2		A

Design Procedure

The LM3100 employs a Constant ON-Time (COT) regulation scheme that requires no loop compensation. That makes designing with this device much easier compared with other devices available on the market. The LM3100 integrates all key components in a single package including both the high-side and low-side power MOSFETs. For a typical application a minimum number of passive external components are required. Below is a design example for this demonstration board with the schematic shown on the front page.

Design Parameters:

$V_{IN} = 8V$ to $36V$, Typical $18V$

$V_{OUT} = 3.3V$

$I_{OUT} = 1.5A$

Step 1. Calculate the feedback divider

The ratio of the feedback divider can be calculated from equation in below:

$$\frac{R3}{R4} = \frac{V_{OUT}}{0.8} - 1$$

As a general practice, R3 and R4 should be chosen from standard 1% resistor values in the range of $1.0\text{ k}\Omega$ - $10\text{ k}\Omega$ which satisfy the above ratio.

Select $R4 = 2.21\text{ k}\Omega$ and $V_{OUT} = 3.3V$,

$$R3 = \left(\frac{V_{OUT}}{0.8} - 1 \right) 2.21\text{ k}\Omega = 6.91\text{ k}\Omega$$

Step 2. Calculate the ON-Time Setting Resistor

The minimum value for the ON-Time setting resistor, R1 can be calculated from:

$$R1 \geq \frac{200\text{ ns} \times V_{IN(MAX)}}{1.3 \times 10^{-10}}$$


where 200ns is the recommended minimum ON-Time for reliable operation.

Alternatively, the equation in below can be used to calculate the value of the ON-Time setting resistor if a specific switching frequency is desired, as long as the above limitation is met.

$$F_{SW} = \frac{V_{OUT}}{1.3 \times 10^{-10} \times R1}$$

where F_{SW} is the switching frequency of the converter.

In order to help the user to determine the appropriate ON-Time setting resistor, a selector chart is shown in below.



For the demonstration board design, $R1 = 100\text{ k}\Omega$ is selected and its equivalent to an ON-Time of 755 ns at $V_{IN} = 18V$ and F_{SW} is about 250 kHz .

Step 3. Determine the Inductance of the Power Inductor

The main parameter affected by the inductor is the output current ripple amplitude (I_{OR}). The maximum allowable IOR must be determined at both the minimum and maximum nominal load currents. At minimum load current, the lower peak must not reach 0A. At maximum load current, the upper peak must not exceed the current limit threshold (1.9A). The allowable ripple current is calculated from the following equations:

$$I_{OR(MAX)} = 2 \times I_{OUT}$$

And

$$I_{OR(MAX)} = 2 \times (1.9 - I_{OUT(max)})$$


The lesser of the two ripple amplitudes calculated above is then used to calculate the required inductance by equation in below.

$$L1 = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{I_{OR} \times F_{SW} \times V_{IN}}$$

Substitute previous results into the equation with recommended $I_{OR} = 0.7A$,

$$L1 = \frac{3.3 \times (18 - 3.3)}{0.7 \times 250 \times 10^3 \times 18}$$

From above calculations, the inductance required is 15μH. An inductor selector chart is provided below



Inductor Selector for $V_{OUT} = 3.3V$

20180112

Step 4. Determine Values of Other Components

C8: The capacitor on the V_{CC} output provides not only noise filtering and stability, but also prevents false triggering of the V_{CC} UVLO at the buck switch on/off transitions. For this reason, C8 should be no smaller than 0.68μF for stability, and should be a good quality, low ESR, ceramic capacitor. In the demonstration board, a 0.68μF capacitor was used.

C10 and C11: The Output capacitor should generally be no smaller than 10μF. Experimentation is usually necessary to determine the minimum value for C_O , as the nature of the load may require a larger value. A load which creates significant

transients requires a larger value for C_O than a fixed load. In the demonstration board, two 22μF capacitors are connected in parallel to provide low ripple output.

C1 and C2: The Input capacitor's purpose is to supply most of the switch current during the on-time, and limit the voltage ripple at V_{IN} , on the assumption that the voltage source feeding V_{IN} has an output impedance greater than zero. If the source's dynamic impedance is high (effectively a current source), it supplies the average input current, but not the ripple current. At maximum load current, when the buck switch turns on, the current into V_{IN} suddenly increases to the lower peak of the inductor's ripple current, ramps up to the peak value, then drop to zero at turn-off. The average current during the on-time is the load current. For a worst case calculation, assume the input capacitor must supply this average load current during the maximum on-time. The total input capacitance required is calculated from:

$$C_{IN} = \frac{I_O \times t_{ON}}{\Delta V}$$

where I_{OUT} is the load current, t_{ON} is the maximum on-time, and ΔV is the allowable ripple voltage at V_{IN} . The demonstration board uses two 10μF capacitors in parallel.

C3: C3's purpose is to help avoid transients and ringing due to long lead inductance at V_{IN} . A low ESR, 0.1μF ceramic chip capacitor is recommended, located close to the LM3100.

C4: The recommended value for the Bootstrap capacitor is 0.033μF. A high quality ceramic capacitor with low ESR is recommended as C4 supplies a surge current to charge the buck switch gate at turn-on. A low ESR also helps ensure a complete recharge during each off-time.

C5: The capacitor at the SS pin determines the soft-start rise time, i.e. the time for the reference voltage at the regulation comparator, and the output voltage, to reach their final value. The capacitor value is determined by following equation:

$$C5 = \frac{t_{ss} \times 8 \mu A}{0.8V}$$

For this case, a soft-start capacitor of 10nF is used and the corresponding soft-start time is about 1ms.

C9: If the regulated output voltage is higher than 1.6V, this feedback cap is needed for Discontinuous Conduction Mode to improve the output ripple performance, the recommended value for C_{FB} is 10nF.

PCB Layout Guide

The LM3100 regulation, over-voltage, and current limit comparators are very fast, and will respond to short duration noise pulses. Layout considerations are therefore critical for optimum performance. The layout must be as neat and compact as possible, and all of the components must be as close as possible to their associated pins. The loop formed by input capacitors, C1 and C2, the high and low-side switches internal to the IC, and the PGND pin should be as small as possible. The PGND connection to C1 and C2 should be as short and direct as possible. There should be several vias connecting the C1 and C2 ground terminal to the ground plane placed as close to the capacitor as possible. The boost capacitor should be connected as close to the SW and BST pins as possible. The feedback divider resistors and the feedback capacitor, C9 should be located close to the FB pin. A

long trace run from the top of the divider to the output is generally acceptable since this is a low impedance node. Ground the bottom of the divider directly to the PGND pins. The output capacitor, C10 and C11, should be connected close to the load and tied directly into the ground plane. The inductor, L1 should connect close to the SW pin with as short a trace as possible to help reduce the potential for EMI (electro-magnetic interference) generation.

If it is expected that the internal dissipation of the LM3100 will produce excessive junction temperatures during normal operation, good use of the PC board's ground plane can help


considerably to dissipate heat. The exposed pad on the bottom of the IC package can be soldered to a ground plane and that plane should extend out from beneath the IC to help dissipate heat. The exposed pad is internally connected to the IC substrate. Additionally the use of wide PC board traces, where possible, can help conduct heat away from the IC. Using numerous vias to connect the die attach pad to an internal ground plane is a good practice. Judicious positioning of the PC board within the end product, along with the use of any available air flow (forced or natural convection) can help reduce the junction temperature.

Bill of Materials


Designation	Description	Size	Manufacture Part #	Vendor
C1, C2	Cap MLCC 10 μ F 50V Y5V	1210	ECJ4YF1H106Z	Panasonic
C3	Cap MLCC 0.1 μ F 50V X7R	0805	ECJ2FB1H104M	Panasonic
			GRM21BR71H104KA01B	Murata
			VJ0805Y104KXAA	Vishay
C4	Cap MLCC 33nF 50V X7R	0805	ECJ2VB1H333K	Panasonic
			VJ0805Y333KXAA	Vishay
C5, C6, C9	Cap MLCC 10nF 50V X7R	0805	ECJ2VB1H103K	Panasonic
			VJ0805Y103KXAA	Vishay
C12	Cap MLCC 47nF 50V X7R	0805	ECJ2FB1H473K	Panasonic
			VJ0805Y473KXAA	Vishay
C8	Cap MLCC 680nF 16V X7R	0805	GRM219R71C684KA01B	Murata
C10, C11	Cap MLCC 22 μ F 10V X5R	1210	ECJ4YB1A226M	Panasonic
R1	Resistor Chip 100k Ω F	0805	CRCW08051003F	Vishay
R2	Resistor Chip 200k Ω F	0805	CRCW08052003F	Vishay
R3	Resistor Chip 6.81k Ω F	0805	CRCW08056811F	Vishay
R4	Resistor Chip 2.21k Ω F	0805	CRCW08052211F	Vishay
L1	Inductor 15 μ H 2.6A	10.5x10.3x3.1	CDRH103RNP-150NC-B	Sumida
U1	IC LM3100	eTSSOP-20	LM3100	National
PCB	LM3100 Demoboard			National

Typical Performance and Waveforms


All curves and waveforms taken at $V_{IN} = 18V$ with the demonstration board and $T_A = 25^\circ C$ unless otherwise specified.




20180115




20180124



20180117




20180118




20180119

Load Transient
($V_{OUT} = 3.3V$, 0.15A - 1.5A Load, Current slew-rate: 2.5A/ μs)



20180120


Power Up
($V_{OUT} = 3.3V$, 1.5A Loaded)



TIME (1 ms/DIV)

20180121


Enable Transient
($V_{OUT} = 3.3V$, 1.5A Loaded)



TIME (1 ms/DIV)

20180122

Shutdown Transient
($V_{OUT} = 3.3V$, 1.5A Loaded)



TIME (1ms/DIV)

20180123

Notes

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



**National Semiconductor
Americas Customer
Support Center**
Email:
new.feedback@nsc.com
Tel: 1-800-272-9959

**National Semiconductor Europe
Customer Support Center**
Fax: +49 (0) 180-530-85-86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +49 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

**National Semiconductor Asia
Pacific Customer Support Center**
Email: ap.support@nsc.com

**National Semiconductor Japan
Customer Support Center**
Fax: 81-3-5639-7507
Email: jpn.feedback@nsc.com
Tel: 81-3-5639-7560