Cable Discharge Event

National Semiconductor Application Note 1511 Leo Chang July 2006



1.0 Introduction

The widespread use of electronic equipment in various environments exposes semiconductor devices to potentially destructive Electro Static Discharge (ESD). Semiconductor devices internal to a piece of equipment are typically immune to ESD events. However, the semiconductor devices that interface to the outside world are exposed to and are at a much higher risk to an ESD event.

ESD events can occur from many sources and each has its own set of characteristics. Human Body Model (HBM), Charged Device Model (CDM) and Machine Model (MM), named by their sources, are the most common ESD events. With the preponderance of Ethernet network 'connected' equipment, the equipment's network or Ethernet interface is becoming increasingly critical. Since the Ethernet network connection is often very long, and typically made of Unshielded Twisted Pair (UTP) cable, the Ethernet interface is also prone to an additional ESD event called Cable Discharge Event (CDE).

The ESD event occurring during the UTP network cable installation is very different from the standardized HBM, CDM and MM. Unlike the HBM, CDM and MM, that consist of a very high impedance and low capacitance model, the UTP CDE discharges a very large amount of charge with low

source impedance. The UTP cable discharge event can be as high as a few thousand volts and can be very destructive. The following sections describe the CDE event that occurs during the cable installation, i.e., the charge build-up and dissipation process. Also discussed is the destruction prevention during the ESD event and the test for validating the ESD protection methodology.

2.0 What is Cable Discharge Event?

As with any ESD event, a build-up or accumulation of electrostatic charge, and a subsequent release or dissipation of the charge to some conductive path causes the CDE.

2.1 The Charging Process

The charge accumulation can come from two main sources, triboelectric (friction) effect and electromagnetic induction effect. Pulling a PVC-covered CAT5 UTP cable on a nylon carpet can cause charge build up on the cable by triboelectric effect. In a similar way, charge can also build up on a cable when the cable is pulled through a conduit or dragged through other network cables. This charge build up is similar to that from scuffing your feet as you walk across a carpet.




FIGURE 1. Charge Build Up On A Cat5 Cable.

Other events adjacent to the cable such as electronic light ballasts that generate electromagnetic fields can induce charge build up on the cable, too.

In the above cases, the subject cable resembles one plate on a capacitor and the carpet floor or the conduit resembles another plate (*Figure 1*.) The quantity of the charge accumulated is directly proportional to the cable length and inversely proportional to the distance between the two plates.

Note that the charge build up only occurs when cable is un-terminated and the charge is not dissipated immediately.


2.0 What is Cable Discharge Event? (Continued)

In other words, both ends of the cable are not plugged into a system. Also, the accumulated charge has to be retained in order to cause substantial damage. The newer CAT5 and CAT6 cables have very low dielectric leakage and tend to retain charge for a long period. Charge retention time is increased in an environment where there is low relative humidity. All these factors are causing more frequent incidents of ESD events.

All these charge accumulation and retention processes set up for a potentially destructive dissipation, the CDE event.


2.2 The Discharge Process

When a charged UTP cable is plugged into a RJ-45 network port, there are many paths of discharge. Following the rules of the AC current flow, the transient current takes the lowest inductance path. This path could be at the RJ-45 connector, between two traces of a printed circuit board (PCB), in the transformer, through the Bob Smith AC termination, or on the silicon device (*Figure 2*.) This current is large enough to cause dielectric breakdown. When high voltage appears at the device's Media Dependent Interface (MDI) transceiver input, the high voltage could cause damage to the ESD protection diode, the line driver, and dielectric break down between the MDI signal path and the adjacent circuitry, etc.



20201212

FIGURE 2. The CDE Discharge Path During UTP Cable Installation.



20201213

FIGURE 3. The CDE Discharge Using Simulated Test Setup.

To simulate the CDE event, a test jig is built with relays to charge the UTP cable using Hi-Pot voltage generator and then discharge UTP cable through the RJ-45 network port (*Figure 3*.) The signal swing measured at the MDI pins reference to ground is in the range +10V and -10V (*Figure*

4.) Although the signal amplitude is not very high, the current is large since the UTP cable only has a small source impedance to limit the current flow during the transient state. This high discharge current is enough to cause irreversible damage to the transceiver semiconductor device. A post CDE

www.national.com 2

2.0 What is Cable Discharge

Event? (Continued)

discharge transceiver functional test reveals that the MDI output driver is damaged. *Figure 5* shows the signal swing of the output driver is greatly reduced after the CDE event.




FIGURE 4. Cable discharge measured MDI+ to ground and MDI- to ground. MDI offset is at 2.5V. The peak-to-peak amplitude can be 20V.

2.0 What is Cable Discharge Event? (Continued)




FIGURE 5. IEEE Test Mode 2. Top trace channel A is showing the normal amplitude. Bottom trace channel B shows reduced amplitude due to ESD damage.

3.0 Design for CDE

To prevent arcing on the RJ-45 connector, circuit designers should use RJ-45 connectors that can withstand high transient voltage. The IEEE 802.3 standard calls out isolation voltages of 2250V DC and 1500V AC to prevent connector failures. These isolation voltages also apply to the transformers. The designer should verify with the component vendor to make sure that the selected RJ-45 connector meets these specifications.

To prevent dielectric break down and sparking on the circuit board, the line side (i.e., the UTP side) printed circuit board and the ground should have ample spacing. Lab tests have shown that to withstand 2000V of transient voltage, the FR4 circuit board trace spacing should have a separation of at least 250 mils.

When high voltage appears at the MDI transceiver pins, there has to be an intended current route designed for the charge to dissipate. Placing ESD diodes at the I/O pad ring periphery of the transceiver provides the first line of defense before the high voltage entering the input/output (I/O block) circuitry. During the CDE event, these ESD diodes conduct and the large transient current routes to the power supply or ground bypassing the device circuit. The CDE energy is dissipated by the ESD protection circuitry.

The cable discharge event causes much higher current flow than the ESD Human Body Model, Machine Model, and Charged Device Model since there is no current limiting resistance at the ESD source. Depending on the length of the cable, the charge accumulated can be hundred times larger than the charge built up on other ESD model. This large accumulated charge makes dissipation design more challenging. Instead of using ESD diodes, designers often use silicon controlled rectifier (SCR) to provide lower "ON" impedance so that less heat builds up and to reduce the possibility of silicon break-down.

4.0 Validating the CDE protection circuitry


A test jig along with a CDE CAT5 cable plant test and validate the CDE design (Figure 6.) The test jig contains relays and switching circuitry. By using a high voltage generator (Hi-Pot tester), CAT5 cable is charged up with high voltage reference to the chassis ground. The relay switches the charged cable to the device under test (DUT) RJ-45 port. This is a charge transferring process. The charge transfers from UTP cable to the DUT. Some charge dissipates at the DUT and there is residual charge built up on the DUT (see next section). After the cable discharge event, the charge built up on the DUT should bleed off, allowing for safe human handling of the circuit board before the next test and for ensuring test consistency. The block diagram (Figure 6) shows two sets of relays. One set (S3 and S4) handles the cable charge and discharge, and the other set of relays (S5) handles the DUT residual charge bleeding.

The block diagram (*Figure 6*) also shows a delay circuit between S3 relay to S4 relay in the discharge switching process. This circuit is to simulate the connector insertion process and show that there are timing differences between

4.0 Validating the CDE protection circuitry (Continued)

the contacts making process. The contact delay is adjustable between 0.5 ms to 5 ms. This difference in timing creates an additional differential voltage between the MDI+ and MDI-pair. Within a UTP pair, the first wire makes the contact with the RJ-45 will have the charge dissipated or partially dissi-

pated. When the second wire makes the contact with the RJ-45 after the first wire, the second wire will have the full voltage while the first wire has lower voltage potential. This potential difference creates a differential voltage difference across the MDI+ and MDI- pair. This differential voltage creates an additional challenge to the circuit designer to tolerate the differential in additional to the common mode CDE voltage.



20201216

FIGURE 6. CDE Test Jig Block Diagram.

5.0 Factors that can alter the measurement results

Residual Charge Bleeding

While there is residual charge built up on the DUT port, the next CDE discharge will not achieve the expected voltage potential difference between the charged cable and the DUT port. The discharge current is directly proportional to the voltage difference between the UTP cable and the DUT. The higher the potential difference is, the higher will be the transient current during the CDE ESD event.

The Interval Between Each Test

To test a DUT port multiple times in one test session, lab test results show that there should be a minimum of 2 minutes between each CDE ESD event. Because of the the dissipation of large current, the ESD protection circuitry generates heat. Heating can further reduce the circuit ESD tolerance, causing circuit damage and failure. In reality, having CDE event frequency less than 2 minutes, during a cable installation, rarely happens and creates unnecessary stress to the silicon device.

Humidity

Humidity affects the charge build-up between the cable spool and the ground. Increasing the humidity, changes the air dielectric property between the wire and the ground so that the capacitance is reduced. With reduced capacitance, the charge stored on the cable will be reduced, so that the transient current during the CDE discharge will be reduced causing inconsistent test results. The CDE cable should be placed in a humidity controlled environment to minimize test inconsistencies.

6.0 Conclusion

All semiconductor devices are susceptible to Electrostatic Discharge (ESD) events. Devices interface to the outside world are more at risk than devices that interface internal within a piece of equipment. The Ethernet network interface is exposed to an additional, and even more hazardous ESD event called Cable Discharge Event (CDE). A CDE during the UTP cable installation can be destructive to the Ethernet PHY device. National Semiconductor has created a process and a set-up to test the CDE ESD tolerance. This test process can serve as a quality measure of the robustness of the Ethernet network connected equipment to CDE.

National devices that pass the CDE tests

DP83848 - 2000V CDE

DP83865 - 1500V CDE

For more product details, please go to:

http://ethernet.national.com

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor follows the provisions of the Product Stewardship Guide for Customers (CSP-9-111C2) and Banned Substances and Materials of Interest Specification (CSP-9-111S2) for regulatory environmental compliance. Details may be found at: www.national.com/quality/green.

Lead free products are RoHS compliant.



National Semiconductor
Americas Customer
Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560