DECEMBER 1976 Jonathan Stinehelfer National Semiconductor Corp. PROM power-down circuits

PROM Power-Down Circuits

description

Inexpensive bipolar PROMs can be used in high performance, low power applications if powered down when they are not being accessed. Since the access time of the circuit of Figure 1 is less than 80 nanoseconds, the power saving can be greater than 10 to 1 if cycled every microsecond. Longer cycle times, or decoding of the power switching to multiple packages, can yield even more impressive ratios.


Bipolar PROMs with on-chip power-down have power-up to power-down ratios of 3:1. Using the PROM powerdown technique illustrated in Figure 1, ratios considerably higher than 3:1 can be obtained. National's PROMs perform well in this application. With power removed, the Tri-State[®] parts revert quickly to the third (open high Z) state. Because there are no clamp diodes from the outputs to V_{CC}, the powered down device presents only leakage to the output bus.

PROMs do not need to be continuously powered in many applications. Often data is required from a PROM on system power up or for a small percentage of a

system cycle. Turning the PROM off when it is not needed saves power and the access time is increased by only the delay of the power down circuit.

The basic power down circuit is illustrated in Figure 2. A TTL level input signal drives the TTL logic input of the power down circuit. The logic input is drawn as a noninverting buffer; however, circuit operation is not limited to noninverting buffers. Logic Table 1 illustrates several logic implementations of both inverting and noninverting inputs with different speed-power tradeoffs.

Circuit operation is as follows. When the logic input to R_2 goes low, base drive is supplied to the PNP switch, turning the switch on. C_1 is a speed-up capacitor which decreases the switching time of the PNP switch. In applications where high speed is not important C_1 is not necessary. When the PNP saturating switch is on V_{CC} (+5 V) is applied to the PROM. The time delay from power up command to power up on the PROM ranges from about 10 ns to 100 ns, depending upon the PNP switch, and the TTL logic driving the switch.



© 1976 National Semiconductor Corp.

AN-1

7

logic table . Fast Active High Selects 74S00 Speed 74LS00 Speed and Low Power Fast rs -0--00 Active Low Selects 74504 741504 74S04 Speed Only 74LS04 Speed and Low Power Very Low Power D Active Low Selects MM74C982 Buffers can be connected in parallel for additional current Very Low Power Memory Expansion 1-10 DECODER No Resistors Required R1 and R2, Figure 2, not MM74C42 required


design example

Design a minimum power memory that has a 200 ns access time, a 1000 ns cycle time, and a 256x8 memory. Two DM74S287 PROMs will be used for the 256x8

memory. DM74S287s have a $\pm 5\%$ power supply tolerance. Since there will be about a 0.2 V drop across the PNP switch we need to ensure that the V_{CC} requirement of the PROM is met.

Since speed is not of prime importance in this application we will select "slow" low power parts in the power down circuit. The 74C902 noninverting buffer will be used as the logic input device. This device is selected for its low power. 2N3467 PNP switch will be used as the pass transistor.

We are now ready to calculate the value of resistor R₂. Resistor R₂ is used to limit the base drive current of the PNP 2N3467 transistor. The value of R₂ is calculated from the voltage across R₂ and the base current required to supply the I_{CC} current required for the PROM. **Resistor calculation**:



 $I_B = \frac{130 \text{ mA} = I_{CC}}{h_{fe} = 40} = 3.25 \text{ mA}$

min Base current calculation:

 $R_{2} = \frac{V_{CC} - (V_{BE(SAT)} + V_{OL(MAX)})}{I_{B} + \frac{V_{BE(SAT)}}{R_{1} = 820}}$ $R_{2} = \frac{5 - (1 + 0.5) V}{(3.25 + 1.0) mA}$ $R_{2} = \frac{3.5 V}{R_{2}} = 823 \Omega$

4.25 mA

 $R_2 = 820 \Omega$, rounding to the nearest standard value. R_1 is chosen to be equal to the R_2 to simplify the parts list and this allows resistor packs (8 identical resistors in a 16-pin package) to be used when appropriate.

Figure 3A is the final circuit for the 256 x 8 memory.

Performance of the 256x8 power down memory is:

Power when selected 1345 mW max Power when deselected 0 mW with 74C902 buffer Access time 180 ns max

Average power is a function of duty cycle, and for our 256×8 power down example average power is:

 $P_{\text{ave(max)}} = \frac{\text{on time}}{\text{off time}}. \quad Power \max = \frac{200 \text{ ns}}{1000 \text{ ns}}. (665) (2)$


$$P_{ave(max)} = \frac{1}{5}(1330) = 265 \text{ mW max}$$

The 265 mW assumes that all parts are maximum at the same time. The more likely situation is that parts will be at or near their typical value. For our example:


 $P_{ave(typ)} = \frac{1}{5}(830) = 166 \text{ mW ave}_{typ}$

2





AN-171







Figure 3D.

performance table

	Тур	Max
Access Time Max		
74C902 Buffer	54 ns	90 ns
2N3467 PNP Switch	20 ns	40 ns
74S287 PROM	35 ns	50 ns
	109 ns	180 ns
Power Selected		
I _B 2N3467		15 mW
74C902		
74S287 at 5 V, 6.65 mW each		1330 mW
		1345 mW
Power Unselected		
I _B 2N3467		0 (leakage)
74C902		0 (75 µW)
74S287		• 0
		0 mW






Figure 3B illustrates a circuit simplification of removing R1 (the Ib2 resistor). Eliminating R1 saves a resistor and the power dissipated by the resistor. R2 still determines the base drive current which is V/R. This circuit will be slightly slower than the circuits in figures 3A or 3C.

Figure 3C illustrates a further reduction in the number of resistors. Neither R_1 nor R_2 is used. Speed will be good and power will be higher than in figures 3A or

3B since the base current for the 2N3467 will be at least 9 mA, and typically will be higher. This adds some power dissipation when the PROMs are powered up.

Figure 3D represents a minimum part count circuit for the 256×8 PROM memory.

This application note illustrates several ways to power down National's Schottky TRI-STATE® PROMs. Powering down PROMs is a cost-effective method for obtaining low power and fast access time.

Manufactures unter ore or more of the following U.S. patents: 308352, 3189758, 3231797, 330356, 3117671, 3323071, 3383071, 3408542, 3421025, 3428423, 3440498, 3518750, 3519997, 3557431, 3560765, 3560765, 3561248, National Semiconductor Corporation 2900 Semiconductor Drive, Santa Clara, California 95051, (408) 737-5000/TWX (910) 339-9240 National Semiconductor GmbH 808 Fuerstenfeldbruck, Industriestrasse 10, West Germany, Tele. (08141) 1371/Telex 05-27649 808 Fueratentetdbruck, industriestrasse to, store denoted and the second second



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied; and National reserves the right, at any time without notice, to change said circuitry