

DP83847 to DP83848M/T/H PHYTER Mini System Rollover Document

Purpose

This is an informational document detailing points to be considered when updating an existing 10/100 Mb/s Ethernet design, using National Semiconductor's DP83847 Ethernet Physical Layer (PHY) product, to the new DP83848M/T/H PHYTER® Mini product. Although the basic functions of the device are similar, differences include feature set, pin functions, package and pinout, and possibly register operation. The impact to a design is dependant on which, and how, features of the previous device are used or implemented.

1.0 Required Changes

This section documents the hardware changes required to transition to DP83848M/T/H. There are three minor but required circuit changes, which are required for proper operation of the device.

1.1 PACKAGE

DP83848M/T/H uses 40LLP package. The differences in package between DP83848M/T/H and DP83847 are shown in *Table 1*. For more information on the 40LLP package please visit <http://www.national.com/packaging/folders/sqa40a.html>.

TABLE 1. Packaging Differences

	DP83848M/T/H	DP83847
Package	40-LLP	56-LLP
Footprint	6x6mm	9x9mm
Package Drawing	SQA40A	LQA56A

1.2 PINOUT

DP83847 has 56 pins while DP83848M/T/H has 40 pins. Please see Appendix A for the list of pins not applicable in DP83848M/T/H and the pinmap from DP83847 to DP83848M/T/H.

1.3 PCB MODIFICATION

This section describes the DP83847 circuit design modification required to use the DP83848M/T/H in a similar PCB.

1.3.1 PFBOUT

Parallel capacitors (10uF Tantalum capacitor and 0.1uF) should be placed close to pin 19 (PFBOUT, the output of the regulator) in DP83848M/T/H and pin 42 (C1, the output of

National Semiconductor
Application Note 1475
Suganya Sankaran
October 2006



the regulator) in DP83847. In DP83848M/T/H, Pin 16 (PFBIN1) and 30 (PFBIN2) should be externally connected to pin 19 as shown in *Figure 1*. A small 0.1uF capacitor should be placed close to pin 16 and pin 30. DP83847 does not require a similar connection.




FIGURE 1. Special Connection in DP83848M/T/H

1.3.2 Bias resistor

Internal circuitry biasing of the DP83848M/T/H has changed from previous devices.

TABLE 2. Bias Resistor Values

	DP83848M/T/H	DP83847
Bias Resistor Value	4.87K Ohm	10K Ohm

1.3.3 Termination and PMD Biasing

Termination of the PMD receive pair (TPRD+/-) on previous Physical Layer devices consisted of a pair of 54.9 Ohms, AC biased to GND. This value, when seen in parallel with the internal receiver circuitry, provided an equivalent of 100 Ohms impedance. In DP83848M/T/H the internal receiver circuitry has changed and now requires a pair of 49.9 Ohm resistors, biased to VDD of the device. This matching of the termination resistors and common biasing between the receiver and transmitter of the DP83848M/T/H allows the addition of the Auto-MDIX feature to the device.

1.0 Required Changes (Continued)

TABLE 3. Termination and Biasing Differences

	DP83848M/T/H	DP83847
TX Termination	49.9 Ohms	49.9 Ohms
TX Bias	3.3V	3.3V
RX Termination	49.9 Ohms	54.9 Ohms
RX Bias	3.3V	AC to GND

Refer to the next set of figures for a graphic explanation of this.




FIGURE 2. DP83848M/T/H PMD Connections (Termination & Biasing)




FIGURE 3. DP83847 PMD Connections (Termination & Biasing)

2.0 Potential Changes

The following section describes the specific changes that may be implemented in DP83848M/T/H depending on the application.

2.1 TX_ER

Older designs using the DP83847 may use the TX_ER pin. This signal allows the system MAC to force DP83847 to deliberately corrupt the transmitted packet by inserting bad symbol codes. A similar function can be accomplished by having the MAC signal the PHY to stop transmission mid-packet. By stopping mid-packet, the receiving node will interpret the packet as having a bad CRC. Upper layers can then decide to receive or reject the packet in question. Since the function on the TX_ER pin can be more easily attained with the latter method, the TX_ER pin was not included on the DP83848M/T/H. If the TX_ER pin is used as an input to any device, the pin should be pulled low to ensure that it does not float.

2.2 MII INTERFACE

The MII interface is used to connect the PHY to the MAC in 10/100 Mbps systems. For a 5V MII application, it is recommended to use 33 Ohm series resistor between the MAC and receive interface of DP83848M/T/H and 47 Ohm series resistor between the MAC and transmit interface of DP83848M/T/H. The MII interface is a nibble-wide interface which consists of a transmit interface, receive interface and control signals. The transmit interface is comprised of the following signals:

- Transmit data bus, TXD[0:3] (pins 4,5,6 and 7 in DP83848M/T/H)
- Transmit enable signal, TX_EN (pin 3 in DP83848M/T/H)
- Transmit clock, TX_CLK (pin 2 in DP83848M/T/H) which runs at 2.5MHz in 10Mbps mode and 25MHz in 100Mbps mode

The receive interface is comprised of the following signals:

- Receive data bus, RXD[0:3] (pin 36,37,38 and 39 in DP83848M/T/H)
- Receive error signal, RX_ER (pin 34 in DP83848M/T/H)
- Receive data valid, RX_DV (pin 32 in DP83848M/T/H)
- Receive clock, RX_CLK (pin 31 in DP83848M/T/H) for synchronous data transfer which runs at 2.5MHz in 10Mbps mode and 25MHz in 100Mbps mode

2.3 PHY ADDRESS

In a given system, multiple PHYs may be controlled by a single MII management interface. In order to support this, each PHY must have a unique address. DP83848M/T/H facilitates this with PHY address strap options.

In DP83848M/T/H, RXD0:3 and COL are used to set the PHY address. While DP83847 requires external 5K Ohm pull-ups or pull-downs to set the PHY address, pin COL has a weak internal pullup and RXD0:3 have weak internal pull-downs in DP83848M/T/H. Hence, the default setting for PHY address in DP83848M/T/H is 01h. External 2.2K Ohm pull-ups and pull-downs can be added to change the PHY address from the default.

2.4 FLOW CONTROL

In DP83847, pin RX_ER may be strapped low to indicate Full Duplex Flow control support and left floating otherwise. Since flow control is a function of MAC layer, the MAC must set the bit in ANAR register in order to indicate Full Duplex Flow Control support in DP83848M/T/H.

2.5 PHYSICAL LAYER ID REGISTER

The PHYSical Layer ID (PHYID) register allows system software to determine applicability of device specific software based on the vendor model number. The vendor model number is represented by bits 9 to 4 in PHYIDR2. The vendor model number in DP83848M/T/H is 001001b. In DP83847, the vendor model number is 000011b.

TABLE 4. Register Change for Vendor Model Numbers

Register Address	Register Name	Register Description	Device	
Hex			DP83848M/T/H	DP83847
03h	PHYIDR2	PHY ID 2	5C90h	5C30h

2.6 SOFTWARE RESET

A soft reset in the DP83848M/T/H by setting bit 15 in the BMCR, will reset the device and set all the registers to their default or strapped settings. This includes Power Down, bit 11 in the BMCR, unless the PWR_DOWN/INT pin is exter-

nally strapped. For previous National devices, such as the DP83847 and DP83846, asserting software reset, by setting BMCR, bit 15, the Power Down register setting, BMCR, bit 11, does not get reset.

3.0 Informational Changes

This section describes the new features offered in DP83848M/T/H and the changes required to implement them.

TABLE 5. New Features of DP83848M/T/H

	DP83848M/T/H	DP83847
System_Interfaces		
Auto-MDIX	Yes	No
Energy Detect	Yes	No
LED Outputs	1	6
CLK-to-MAC Output	Yes	No
Temperature Range		
0_to_70°C	Available in DP83848M	Yes
-40_to_85°C	Available in DP83848T	No
-40_to_125°C	Available in DP83848H	No
Power Consumption		
Active Power (Typ)	264mW	351mW

3.1 AUTO-NEGOTIATION AND LED PINS

DP83847 has dedicated AN0, AN1 and AN_EN (pins 15, 16 and 17) for enabling and configuring Auto_Negotiation. In addition, LED pins 18 to 23 were used to indicate Speed, Receive, Transmit, Link, Collision and Duplex status.

DP83848M/T/H has only 1 pin (Pin 22) multiplexed for link status indication and controlling the advertised and forced mode (AN0). DP83848M/T/H does not have separate pins to indicate transmit/receive activity status, activity/Collision status and speed status.

TABLE 6. DP83848M/T/H Pin for Auto-Negotiation and LED

DP83848M/T/H Pin Number	Auto-Negotiation function	LED function
22	Controls the advertised and forced mode (AN0)	Link status

TABLE 7. DP83848M/T/H Auto-Negotiation Modes


AN0	Advertised mode
0	10 Base-T, Half-Duplex
	100 Base-TX, Half-Duplex
1	10 Base-T, Half/Full-Duplex
	100 Base-TX, Half/Full-Duplex

3.2 AUTO_MDIX SETTING

Auto_MDIX removes cabling complications and simplifies end customer applications by allowing either a straight or a cross-over cable to be used without changing the system configuration. Auto_MDIX is enabled by default in the DP83848M/T/H. In order to disable Auto_MDIX, pin 34

(RX_ER) should be pulled to ground using a 2.2 K Ohm resistor. When enabled, this function utilizes Auto_Negotiation to determine the proper configuration for transmission and reception of data and subsequently selects the appropriate MDI pair for MDI/MDIX operation.

3.0 Informational Changes (Continued)



20192904

FIGURE 4. Special Connection in DP83848M/T/H

3.3 ENERGY DETECT

Energy Detect facilitates flexible and automatic power management based on detection of a signal on the cable. This enables an application to use an absolute minimum amount of power over time. Energy Detect functionality is controlled via the Energy Detect Control Register (EDCR), address 0x1Dh. When Energy detect is enabled and there is no activity on the cable, DP83848M/T/H will remain in a low power mode while monitoring the receive pair in the trans-

mission line. Activity on the line will cause the DP83848M/T/H to return to the normal power mode

3.4 CLK_to_MAC OUTPUT

DP83848M/T/H offers a clock output of 25 MHz that can be routed directly to the MAC and act as the MAC reference clock, eliminating the need, and hence space and cost, of an additional MAC clock source.

Appendix A

TABLE 8. Pinmap

DP83848M/T/H Signal Name	DP83848M/T/H Pin #	DP83847 Pin #	Description
MII Interface Pins			
MDC	25	25	MGMT DATA CLOCK
MDIO	24	24	MGMT DATA I/O
RXD0:3/PHYAD1:4	36,37,38,39	30,29,27,26	MII RX DATA
RX_CLK	31	32	MII RX CLOCK
RX_ER/MDIX_EN	34	33	MII RX ERROR
RX_DV/MII_MODE	32	31	MII RX DATA VALID
TXD0:3	4,5,6,7	38,39,40,41	MII TX DATA
TX_CLK	2	36	MII TX CLOCK
TX_EN	3	37	MII TX ENABLE
TX_ER	n/a	35	MII TX ERROR
COL/PHYAD0	35	43	MII COL DETECT
CRS/LED_CFG	33	45	MII CARRIER SENSE
PMD Interface Pins			
RD-/+	11,12	6,7	RX DATA
TD-/+	14,15	11,10	TX DATA
Clock Interface Pins			
X1	28	49	XTAL/OSC INPUT
X2	27	48	XTAL OUTPUT
LED Interface Pins			
LED_ACT/COL/AN_EN	n/a	22	COL LED STATUS
LED_ACT/COL/AN_EN	n/a	23	DUPLEX LED STATUS
LED_LINK/AN_0	22	21	LINK LED STATUS
LED_SPEED/AN_1	n/a	18	SPEED LED STATUS
LED_ACT/COL/AN_EN	n/a	n/a	ACT LED STATUS
LED_RX/PHYAD4	n/a	19	RX ACTIVITY LED
LED_TX/PHYAD3	n/a	20	TX ACTIVITY LED
Reset Function Pin			
RESET_N	23	46	RESET
Strap Pins			
PHYAD0:4	35,36,37,38,39	23,22,21,20,19	PHY ADDRESS
MDIX_EN/RX_ER	34	n/a	AUTO MDIX ENABLE
MII_MODE/RX_DV	32	n/a	MII MODE SELECT
SNI_MODE	n/a	n/a	MII MODE SELECT
LED_CFG/CRS	33	45	LED CONFIGURATION
PAUSE_EN/RX_ER	n/a	33	PAUSE ENABLE
Bias Function Pins			
RBIAS	20	3	BIAS RES CONNECTION
C1	n/a	42	REF BYPASS CAP
Test Mode Pins			
AN_0/LED_LINK	22	15	TEST MODE SELECT
AN_1/LED_SPEED	n/a	16	TEST MODE SELECT
AN_EN/LED_ACT/COL	n/a	17	TEST MODE SELECT
Special Function Pins			
25MHz_OUT	21	n/a	25 MHz CLOCK OUTPUT
PWR_DOWN/INT	n/a	n/a	POWER DOWN/INT
PFBIN1:2	16,30	n/a	POWER FEEDBACK IN

Appendix A (Continued)

TABLE 8. Pinmap (Continued)

DP83848M/T/H Signal Name	DP83848M/T/H Pin #	DP83847 Pin #	Description
PFBOU	19	n/a	POWER FEEDBACK OUT
Supply Pins			
VDD	1,18,26	14,28,56, 57,59,63	3.3V
GND	13,17,29,40	58,60,62,64,65	GROUND
Reserved Pins			
RESERVED	8,9,10	1,2,4, 5,8,9, 12,13,34, 44,47,50, 51,52,53, 54,55, 61	RES

Appendix B

This section covers differences between the registers in DP83848M/T/H and DP83847 applicable to software configuration of these devices.

REGISTER DIFFERENCES

All the IEEE specified registers of National Semiconductor Physical Layer devices comply with the respective IEEE standards. Only vendor specific registers have functions that may vary from device to device. If none of the vendor specific registers are modified for operation in the system application, the devices will have similar operation. In designs that do access or adjust any of these optional registers, the

system may use the PHY_ID register, offset 03h, to detect which device is being used and make the appropriate changes in settings of device registers. Specific functions of these vendor defined registers, may be available in another register, or possibly in a different bit within the same register location. For additional information, or more specific definitions, please refer to the applicable datasheet(s).

DP83848M/T/H datasheet - <http://www.national.com/appinfo/networks/webench/dp83848.html>

DP83847 datasheet - <http://www.national.com/pf/DP/DP83847.html>

TABLE 9. Register Bit Definitions

Register Address	Register Name	Register Description	Device	
Hex			DP83848M/T/H	DP83847
00h	BMCR	Basic Mode Control	Bit 15 – Reset (See Section 2.6 <i>SOFTWARE RESET</i> for the difference in software reset)	Bit 15 – Reset (See Section 2.6 <i>SOFTWARE RESET</i> for the difference in software reset)
03h	PHYIDR2	PHY ID 2	5C90h	5C30h
04h	ANAR	Auto-Neg Adv	Bit 11 - ASM_DIR	Bit 11 - Res
05h	ANLPAR	Auto-Neg Link Partner Ability	Bit 11 - ASM_DIR	Bit 10 and 11 - Res
			Bit 10 - Pause	
10h	PHYSTS	PHY Status	Bit 14 MDI-X mode	Bit 14 Res
			Bit 7 MII Interrupt	Bit 7 - Res
16h	PCSR	PCS Sub-Layer cfg and sts	Bit 12 Res	Bit 12 BYP_4B5B
			Bit 11 Res	But 11 FREE_CLK
			Bit 7 DESC_TIME	Bit 7 Res
			Bit 1 Res	Bit 1 SCRAM_BYPASS
			Bit 0 Res	Bit 0 DESCRAM_BYPASS
18h	LEDSCR	LED Direct Control	Control LED outputs	Res
19h	PHYCR	PHY Control	Register changes (See datasheet)	Register changes (See datasheet)
1Ah	10BTSCR	10 Base-T Status/Control	Bit 15 10BT serial	Bit 15:9 - Res
			Bits 14 to 12 Res	
			Bits 11:9 - SQUELCH	
1Bh	CDCTRL1	CD Test Control	Register changes (See datasheet)	Register changes (See datasheet)
1Dh	EDCR	Energy Detect Control	Enable and control Energy Detect	Res

Notes

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor follows the provisions of the Product Stewardship Guide for Customers (CSP-9-111C2) and Banned Substances and Materials of Interest Specification (CSP-9-111S2) for regulatory environmental compliance. Details may be found at: www.national.com/quality/green.

Lead free products are RoHS compliant.



National Semiconductor
Americas Customer
Support Center
Email: new.feedback@nsc.com
Tel: 1-800-272-9959

www.national.com

National Semiconductor
Europe Customer Support Center
Fax: +49 (0) 180-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor
Asia Pacific Customer
Support Center
Email: ap.support@nsc.com

National Semiconductor
Japan Customer Support Center
Fax: 81-3-5639-7507
Email: jpn.feedback@nsc.com
Tel: 81-3-5639-7560