LM34919B Evaluation Board

National Semiconductor Application Note 2016 Dennis Morgan May 27, 2010




Introduction

The LM34919BEVAL evaluation board provides the design engineer with a fully functional buck regulator, employing the constant on-time (COT) operating principle. This evaluation board provides a 3.3V output over an input range of 6V to 24V. The circuit delivers load currents to 600 mA, with current limit set at a nominal 800 mA. The board is populated with all components except R5, C9 and C10. These components provide options for managing the output ripple as described later in this document.

The board's specification are:

- Input Voltage: 6V to 24V
- Output Voltage: 3.3V
- Maximum load current: 600 mA
- · Minimum load current: 0A
- · Current Limit: 780 mA to 815 mA
- Measured Efficiency: 88.7% (V_{IN} = 6V, I_{OUT} = 300 mA)
- Nominal Switching Frequency: 1.5 MHz
- Size: 2.6 in. x 1.6 in. x 0.5 in



Note: R2, C3, C4, and C9 are located on board's back side.

30110020

FIGURE 1. Evaluation Board - Top Side

Theory of Operation

Refer to the evaluation board schematic in *Figure 1*, which contains a simplified block diagram of the LM34919B. When the circuit is in regulation, the buck switch is on each cycle for a time determined by R1 and VIN according to the equation:

$$t_{ON} = \frac{0.565 \times 10^{-10} \times (R1 + 1.4 \text{ k}\Omega)}{V_{IN} - 1.5V} + 55 \text{ ns}$$

The on-time of this evaluation board ranges from ≊424 ns at VIN =6V, to ≊129 ns at VIN = 24V. The on-time varies in-

versely with VIN to maintain a nearly constant switching frequency. At the end of each on-time the Minimum Off-Timer ensures the buck switch is off for at least 88 ns. In normal operation, the off-time is much longer. During the off-time, the load current is supplied by the output capacitor (C7, C8). When the output voltage falls sufficiently that the voltage at FB is below 2.5V, the regulation comparator initiates a new on-time period. For stable, fixed frequency operation, a minimum of 25 mV of ripple is required at FB to switch the regulation comparator. The current limit threshold is ≅780 mA at Vin = 6V, and ≊812 mA at Vin = 24V. The variation is due to the change in ripple current amplitude as Vin varies. Refer to the LM34919B data sheet for a more detailed block dia-

gram, and a complete description of the various functional

Board Layout and Probing

The pictorial in *Figure 1* shows the placement of the circuit components. The following should be kept in mind when the board is powered:

- 1) The LM34919B, and diode D1 may be hot to the touch when operating at high input voltage and high load current.
- 2) Use CAUTION when probing the circuit at high input voltages to prevent injury, as well as possible damage to the circuit
- 3) At maximum load current (0.6A), the wire size and length used to connect the load becomes important. Ensure there is not a significant drop in the wires between this evaluation board and the load.

Board Connection/Start-up

The input connections are made to the J1 connector. The load is connected to the J2 (OUT) and J3 (GND) terminals. Ensure the wires are adequately sized for the intended load current. Before start-up a voltmeter should be connected to the input terminals, and to the output terminals. The load current should

be monitored with an ammeter or a current probe. It is recommended that the input voltage be increased gradually to 6V, at which time the output voltage should be 3.3V. If the output voltage is correct with 6V at VIN, then increase the input voltage as desired and proceed with evaluating the circuit. DO NOT EXCEED 40V AT VIN.

Output Ripple Control

The LM34919B requires a minimum of 25 mVp-p ripple at the FB pin, in phase with the switching waveform at the SW pin, for proper operation. The required ripple can be supplied from ripple at V_{OUT} , through the feedback resistors as described in Options A and B below, or the ripple can be generated separately (using R5, C9, and C10) in order to keep the ripple at V_{OUT} at a minimum (Option C).

Option A) Lowest Cost Configuration: This evaluation board is supplied with R4 installed in series with the output capacitance (C7, C8). R4 is chosen to generate $\geq\!25$ mVp-p at V_{OUT}, knowing that the minimum ripple current in this circuit is $\approx\!140$ mAp-p at minimum V_{IN}. Using 0.27Ω for R4, the ripple at V_{OUT} ranges from $\approx\!37$ mVp-p to $\approx\!88$ mVp-p over the input voltage range. If the application can accept this ripple level, this is the most economical solution. The circuit is shown in Figure 2. See Figure 8.




FIGURE 2. Lowest Cost Configuration

Option B) Intermediate Ripple Configuration: This configuration generates less ripple at V_{OUT} than option A above by

the addition of one capacitor (Cff) across R2, as shown in Figure 3.




FIGURE 3. Intermediate Ripple Configuration

Since the output ripple is passed by Cff to the FB pin with little or no attenuation, R4 can be reduced so the minimum ripple at V_{OUT} is ≈25 mVp-p. The minimum value for Cff is calculated from:

$$Cff \ge \frac{t_{ON \, (max)} \, x \, 3}{(R2//R3)}$$

where $t_{ON(max)}$ is the maximum on-time (at minimum V_{IN}), and R2//R3 is the parallel equivalent of the feedback resistors. See Figure 8.

Option C) Minimum Ripple Configuration: To obtain minimum ripple at V_{OUT} , R4 is set to 0Ω , and R5, C9, and C10 are added to generate the required ripple for the FB pin. In this configuration, the output ripple is determined primarily by the ESR of the output capacitance and the inductor's ripple current.

The ripple voltage required by the FB pin is generated by R5, C10, and C9 since the SW pin switches from -1V to $\rm V_{IN}$, and the right end of C10 is a virtual ground. The values for R5 and C10 are chosen to generate a 50-100 mVp-p triangle waveform at their junction. That triangle wave is then coupled to the FB pin through C9. The following procedure is used to calculate values for R5, C10 and C9:

1) Calculate the voltage V_A:

$$V_A = V_{OUT} - (V_{SW} x (1 - (V_{OUT}/V_{IN})))$$

where V_{SW} is the absolute value of the voltage at the SW pin during the off-time (typically 1V), and V_{IN} is the minimum input voltage. For this circuit, V_A calculates to 2.84V. This is the approximate DC voltage at the R5/C10 junction, and is used in the next equation.

2) Calculate the R5 x C10 product:

$$R5 \times C10 = \frac{(V_{IN} - V_A) \times t_{ON}}{\Delta V}$$

where t_{ON} is the maximum on-time (\approxeq 424 ns), V_{IN} is the minimum input voltage, and ΔV is the desired ripple amplitude at the R5/C10 junction, 50 mVp-p for this example.

R5 x C10 =
$$\frac{(6V - 2.84V) \times 424 \text{ ns}}{0.05V}$$
 = 26.8 x 10⁻⁶

R5 and C10 are then chosen from standard value components to satisfy the above product. Typically C10 is 3000 to 5000 pF, and R5 is $10k\Omega$ to 300 $k\Omega.$ C9 is chosen large compared to C10, typically 0.1 $\mu F.$ See Figure 4 and Figure 8.




FIGURE 4. Minimum Output Ripple Configuration

Monitor The Inductor Current

The inductor's current can be monitored or viewed on a scope with a current probe. Remove R6, and install an appropriate current loop across the two large pads where R6 was located. In this way the inductor's ripple current and peak current can be accurately determined.

Scope Probe Adapters

Scope probe adapters are provided on this evaluation board for monitoring the waveform at the SW pin, and at the circuit's

output (V_{OUT}), without using the probe's ground lead which can pick up noise from the switching waveforms..

Minimum Load Current

The LM34919B requires a minimum load current of $\approxeq1$ mA to ensure the boost capacitor (C5) is recharged sufficiently during each off-time. In this evaluation board, the minimum load current is provided by the feedback resistors allowing the board's minimum load current at V_{OUT} to be specified at zero.




FIGURE 5. Complete Evaluation Board Schematic

Bill of Materials

Item	Description	Mfg., Part Number	Package	Value
C1	Ceramic Capacitor	TDK C3216X7R1H105M	1206	1.0 μF, 50V
C2	Ceramic Capacitor	TDK C3216X7R1H105M	1206	1.0 μF, 50V
C3	Ceramic Capacitor	TDK C1608X7R1H104K	0603	0.1 μF, 50V
C4	Ceramic Capacitor	TDK C1608X7R1H104K	0603	0.1 μF, 50V
C5	Ceramic Capacitor	TDK C1608X7R1H223K	0603	0.022 μF, 50V
C6	Ceramic Capacitor	TDK C1608X7R1H223K	0603	0.022 μF, 50V
C7, C8	Ceramic Capacitor	TDK C3216X7R1C106K	1206	10 μF, 16V
C9	Ceramic Capacitor	Unpopulated	0603	
C10	Ceramic Capacitor	Unpopulated	0603	
D1	Schottky Diode	Zetex ZLLS2000	SOT23-6	40V, 2.2A
L1	Power Inductor	Bussman DR74-8R2-R	7.6 mm x 7.6 mm	8.2 µH, 2.5A
R1	Resistor	Vishay CRCW060328KOFK	0603	28 kΩ
R2	Resistor	Vishay CRCW0603787RFK	0603	787 Ω
R3	Resistor	Vishay CRCW06032K49FK	0603	2.49 kΩ
R4	Resistor	Panasonic ERJ3RQFR27	0603	0.27Ω
R5	Resistor	Unpopulated	0603	
R6	Resistor	Vishay CRCW08050000Z	0805	0Ω Jumper
U1	Switching Regulator	National Semiconductor LM34919BTL	10 Bump μSMD	

Circuit Performance




FIGURE 6. Efficiency vs Load Current




FIGURE 7. Efficiency vs Input Voltage




FIGURE 8. Output Voltage Ripple




FIGURE 9. Switching Frequency vs. Input Voltage






FIGURE 10. Load Current Limit vs Input Voltage

Typical Waveforms



$$\label{eq:Trace 2} \begin{split} &\text{Trace 2= V}_{\text{OUT}} \\ &\text{Trace 4= inductor Current} \\ &\text{Trace 1= SW Pin} \\ &\text{Vin = 24V, lout = 400 mA} \end{split}$$


FIGURE 11. Continuous Conduction Mode




Trace $2=V_{OUT}$ Trace 4= inductor Current Trace 1= SW Pin Vin = 24V, lout = 20 mA

FIGURE 12. Discontinuous Conduction Mode

PC Board Layout




Board Silkscreen



Board Top Layer

30110018



Board Bottom Layer (Viewed from Top)

30110019

AN-2016

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

Pro	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench	
Audio	www.national.com/audio	App Notes	www.national.com/appnotes	
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns	
Data Converters	www.national.com/adc	Samples	www.national.com/samples	
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards	
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging	
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green	
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts	
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality	
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback	
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy	
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions	
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero	
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic	
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training	

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2010 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com