AN-2011

LM3423 Boost 2 Layer Evaluation Board

National Semiconductor Application Note 2011 James Patterson September 23, 2010




Introduction

This evaluation board showcases the LM3423 NFET controller used with a boost current regulator. It is designed to drive 9 to 12 LEDs at a maximum average LED current of 700mA from a DC input voltage of 10 to 26V.

The evaluation board showcases most features of the LM3423 including PWM dimming, overvoltage protection and input under-voltage lockout. It also has a connector footprint (J7) which can mate with an external LED load board allowing for the LEDs to be mounted close to the driver. Alternatively, the LED+ and LED- banana jacks can be used to connect the LED load.


The boost circuit can be easily redesigned for different specifications by changing only a few components (see the *Alternate Designs* section found at the end of this application note). Note that design modifications can change the system efficiency. See the LM3423 datasheet for a comprehensive explanation of the device and application information.

EFFICIENCY WITH 9 SERIES LEDS AT 700mA



30107801

Schematic




Pin Descriptions

LM3423	LM3421	Name	Description	Function	
1	1	V_{IN}	Input Voltage	Bypass with 100 nF capacitor to AGND as close to the device as possible in the circuit board layout.	
2	2	EN	Enable	Connect to AGND for zero current shutdown or apply > 2.4V to enable device.	
3	3	COMP	Compensation	Connect a capacitor to AGND to set the compensation.	
4	4	CSH	Current Sense High	Connect a resistor to AGND to set the signal current. For analog dimming, connect a controlled current source or a potentiometer to AGND as detailed in the <i>Analog Dimming</i> section.	
5	5	RCT	Resistor Capacitor Timing	External RC network sets the predictive "off-time" and thus the switching frequency.	
6	6	AGND	Analog Ground	Connect to PGND through the DAP copper pad to provide ground return for CSH, COMP, RCT, and TIMR.	
7	7	OVP	Over-Voltage Protection	Connect to a resistor divider from V_O to program output over-voltage lockout (OVLO). Turn-off threshold is 1.24V and hysteresis for turn-on is provided by 23 μ A current source.	
8	8	nDIM	Dimming Input / Under-Voltage Protection	Connect a PWM signal for dimming as detailed in the <i>PWM Dimming</i> section and/or a resistor divider from V_{IN} to program input under-voltage lockout (UVLO). Turn-on threshold is 1.24V and hysteresis for turn-off is provided by 23 μ A current source.	
9	-	FLT	Fault Flag	Connect to pull-up resistor from VIN and N-channel MosFET open drain output is high when a fault condition is latched by the timer.	
10	-	TIMR	Fault Timer	Connect a capacitor to AGND to set the time delay before a sensed fault condition is latched.	
11	-	LRDY	LED Ready Flag	Connect to pull-up resistor from VIN and N-channel MosFET open drain output pulls down when the LED current is not in regulation.	
12	-	DPOL	Dim Polarity	Connect to AGND if dimming with a series P-channel MosFET or leave open when dimming with series N-channel MosFET.	
13	9	DDRV	Dim Gate Drive Output	Connect to the gate of the dimming MosFET.	
14	10	PGND	Power Ground	Connect to AGND through the DAP copper pad to provide ground return for GATE and DDRV.	
15	11	GATE	Main Gate Drive Output	Connect to the gate of the main switching MosFET.	
16	12	V_{CC}	Internal Regulator Output	Bypass with 2.2 μF–3.3 μF ceramic capacitor to PGND.	
17	13	IS	Main Switch Current Sense	Connect to the drain of the main N-channel MosFET switch for R _{DS-ON} sensing or to a sense resistor installed in the source of the same device.	
18	14	RPD	Resistor Pull Down	Connect the low side of all external resistor dividers $(V_{IN} \ UVLO, \ OVP)$ to implement "zero-current" shutdown.	
19	15	HSP	LED Current Sense Positive	Connect through a series resistor to the positive side of the LED current sense resistor.	
20	16	HSN	LED Current Sense Negative	Connect through a series resistor to the negative side of the LED current sense resistor.	
DAP (21)	DAP (17)	DAP	Thermal PAD on bottom of IC	Star ground, connecting AGND and PGND.	

Bill of Materials


Qty	Part ID	Part Value	Manufacturer	Part Number
2	C1, C12	0.1 μF X7R 10% 50V	TDK	C1608X5R1H104K
2	C2, C8	1.0 µF X7R 10% 50V	MURATA	GRM21BR71H105KA12L KA01L
1	C3	100 μF 20% 50V	PANASONIC	EEV-FK1H101GP
1	C4	0.1 μF X7R 10% 100V	TDK	C2012X7R2A104M
1	C5	DNP		
4	C6	10 μF X7R 10% 50V (4 installed for a total of 40 μF)	TDK	C5750X7R1H106
1	C7	1000 pF X5R 5% 100V	MURATA	C2012X5R2E102K
1	C9	2.2 µF X7R 10% 16V	MURATA	GRM21BR71C225KA01L
1	C10	10 nF X7R 10% 50V	PANASONIC	ECJ2VB1H103 KA12L
1	C11	47 pF COG/NPO 5% 50V	PANASONIC	ECJ2VG1H470 KA01L
1	D1	Schottky 100V 7A	VISHAY	6CWQ10FNPBF
4	J1, J2, J4, J5	banana jack	KEYSTONE	575-8
1	J3	1x2 male header (with shunt tab)	SAMTEC	TSW-102-07-T-S
1	J6	BNC connector	AMPHENOL	112536
1	J7	DNP		
1	L1	22 μH 20% 6.3A	COILCRAFT	DO5040H
2	Q1, Q2	NMOS 100V 40A	VISHAY	SUD40N10-25
1	Q3	NMOS 60V 260 mA	ON-SEMI	2N7002ET1G
2	R1, R11	12.4 kΩ 1%	VISHAY	CRCW080512k4FKEA
1	R2	0Ω 1%	VISHAY	CRCW08050000Z0EA
2	R3, R20	10Ω 1%	VISHAY	CRCW080510R0FKEA
1	R4	5.76 kΩ 1%	VISHAY	CRCW08055k76FKEA
1	R5	14.0 kΩ 1%	VISHAY	CRCW080514k0FKEA
2	R7, R8	1.40 kΩ 1%	VISHAY	CRCW08051k40FKEA
1	R6	0.06Ω 1% 1W	VISHAY	WSL2512R0600FEA
1	R9	0.2Ω 1% 1W	PANASONIC	ERJ12RSFR20U
1	R10	35.7 kΩ 1%	VISHAY	CRCW080535k7FKEA
1	R12	10.0 kΩ 1%	VISHAY	CRCW080510k0FKEA
3	R13, R14, R15	100 kΩ 1%	VISHAY	CRCW0805100kFKEA
2	R16, R21	DNP		
1	R17	432 kΩ 1%	VISHAY	CRCW0805432kFKEA
5	TP1, TP4, TP5, TP7, TP10	turret	KEYSTONE	1502-2
1	U1	Buck-boost controller	NSC	LM3423MH

PCB Layout



Top Layer





Bottom Layer

30107804

Design Procedure

Refer to LM3429 datasheet for design considerations.

SPECIFICATIONS

N = 9

 $V_{LED} = 3.5V$

 $r_{LED} = 325 \text{ m}\Omega$

V_{IN} = 24V

 $V_{IN-MIN} = 10V; V_{IN-MAX} = 26V$

 $f_{SW} = 700 \text{ kHz}$

 $V_{SNS} = 150 \text{ mV}$

 $I_{LED} = 700 mA$

 $\Delta i_{L-PP} = 350 \text{ mA}$

 $\Delta i_{IFD-PP} = 25 \text{ mA}$

 $\Delta v_{IN-PP} = 100 \text{ mV}$

 $I_{LIM} = 4A$

 $V_{TURN-ON} = 10V; V_{HYS} = 3V$

 $V_{TUBN-OFF} = 44V; V_{HYSO} = 10V$

1. OPERATING POINT

Solve for V_O and r_D:

$$V_0 = Nx V_{LED} = 9x 3.5V = 31.5V$$

$$r_D = N \times r_{LED} = 9 \times 325 \text{ m}\Omega = 2.925\Omega$$

Solve for D, D', D_{MAX}, and D_{MIN}:

$$D = \frac{V_O - V_{|N|}}{V_O} = \frac{31.5V - 24V}{31.5V} = 0.238$$

$$D' = 1 - D = 1 - 0.238 = 0.762$$

$$D_{MIN} = \frac{V_O - V_{IN-MAX}}{V_O} = \frac{31.5V - 26V}{31.5V} = 0.175$$

$$D_{MAX} = \frac{V_O - V_{IN-MIN}}{V_O} = \frac{31.5V - 10V}{31.5V} = 0.683$$

2. SWITCHING FREQUENCY

Assume C7 = 1 nF and solve for R10:

R10 =
$$\frac{25}{f_{SW} \times C7}$$
 = $\frac{25}{700 \text{ kHz} \times 1 \text{ nF}}$ = 35.7 k Ω

The closest standard resistor is actually 35.7 k Ω therefore the f_{SW} is:

$$f_{SW} = \frac{25}{R10 \times C7} = \frac{25}{35.7 \text{ k}\Omega \times 1 \text{ nF}} = 700 \text{ kHz}$$

The chosen components from step 2 are:

$$C7 = 1 \text{ nF}$$

R10 = 35.7 kΩ

3. AVERAGE LED CURRENT

Solve for R9:

$$R9 = \frac{V_{SNS}}{I_{LED}} = \frac{150 \text{ mV}}{700 \text{ mA}} = 0.214\Omega$$

Assume R1 = 12.4 k Ω and solve for R8:

$$R8 = \frac{I_{LED} \times R1 \times R9}{1.24 \text{V}} = \frac{700 \text{ mA} \times 12.4 \text{ k}\Omega \times 0.2\Omega}{1.24 \text{V}} = 1.4 \text{ k}\Omega$$

The closest standard resistor for R9 is 0.2Ω and the closest for R8 (and R7) is actually 1.4 k Ω therefore I_{LED} is:

$$I_{LED} = \frac{1.24 \text{V x R8}}{\text{R9 x R1}} = \frac{1.24 \text{V x } 1.4 \text{ k}\Omega}{0.2\Omega \text{ x } 12.4 \text{ k}\Omega} = 700 \text{ mA}$$

The chosen components from step 3 are:

R9 =
$$0.2\Omega$$

R1 = $12.4 \text{ k}\Omega$
R8 = R7 = $1.4 \text{ k}\Omega$

4. INDUCTOR RIPPLE CURRENT

Solve for L1:

$$L1 = \frac{V_{IN} \times D}{\Delta i_{I-PP} \times f_{SW}} = \frac{24 V \times 0.238}{350 \text{ mA} \times 700 \text{ kHz}} = 23.3 \,\mu\text{H}$$

The closest standard inductor is 22 µH therefore the actual Δi_{L-PP} is:

$$\Delta i_{L\text{-PP}} = \frac{V_{\text{IN}} \, x \, D}{L1 x \, f_{\text{SW}}} = \frac{24 V x \, 0.238}{22 \, \mu H \, x \, 700 \, kHz} = 371 \, mA$$

Determine minimum allowable RMS current rating:

$$\begin{split} I_{L\text{-RMS}} &= \frac{I_{LED}}{D'} \, x \sqrt{1 + \frac{1}{12} \, x \left(\frac{\Delta i_{L\text{-PP}} \, x \, D'}{I_{LED}} \right)^2} \\ I_{L\text{-RMS}} &= \frac{700 \, \text{mA}}{0.762} \, x \sqrt{1 + \frac{1}{12} \, x \left(\frac{371 \, \text{mA} \, x \, 0.762}{700 \text{mA}} \right)^2} \\ I_{L\text{-RMS}} &= 925 \, \text{mA} \end{split}$$

The chosen component from step 4 is:

5. OUTPUT CAPACITANCE

Solve for Co:

$$C_{O} = \frac{I_{LED} \times D}{r_{D} \times \Delta i_{LED-PP} \times f_{SW}}$$

$$C_0 = \frac{700 \text{ mAx } 0.238}{2.925 \Omega \text{ x } 25 \text{ mA x } 700 \text{ kHz}} = 3.25 \mu\text{F}$$

A total value of 40 μF (using 4 10 μF ceramic capacitors) is chosen to improve PWM dimming response therefore the actual Δi_{LED-PP} is:

$$\Delta i_{LED-PP} = \frac{I_{LED} \times D}{r_D \times C_O \times f_{SW}}$$

$$\Delta i_{LED-PP} = \frac{700 \text{ mA} \times 0.238}{2.925\Omega \times 40 \text{ µF} \times 700 \text{ kHz}} = 2 \text{ mA}$$

Determine minimum allowable RMS current rating:

$$I_{\text{CO-RMS}} = I_{\text{LED}} \times \sqrt{\frac{D_{\text{MAX}}}{1 - D_{\text{MAX}}}} = 700 \text{ mA} \times \sqrt{\frac{0.683}{1 - 0.683}} = 1.03 \text{A}$$

The chosen components from step 5 are:

6. PEAK CURRENT LIMIT

Solve for R6:

$$R6 = \frac{245 \text{ mV}}{I_{LIM}} = \frac{245 \text{ mV}}{4A} = 0.061\Omega$$

The closest standard resistor is 0.06 Ω therefore I_{LIM} is:

$$I_{LIM} = \frac{245 \text{ mV}}{R6} = \frac{245 \text{ mV}}{0.06\Omega} = 4.1 \text{A}$$

The chosen component from step 6 is:

$$R6 = 0.06\Omega$$

7. LOOP COMPENSATION

 ω_{P1} is approximated:

$$\omega_{P1} = \frac{2}{r_D x C_O} = \frac{2}{2.925\Omega x 40 \mu F} = 17 k \frac{\text{rad}}{\text{sec}}$$

 ω_{Z1} is approximated:

$$\omega_{Z1} = \frac{r_D \times D'^2}{L1} = \frac{2.925 \Omega \times 0.762^2}{22 \,\mu\text{H}} = 77 \text{k} \frac{\text{rad}}{\text{sec}}$$

T_{U0} is approximated:

$$T_{U0} = \frac{D'x310V}{I_{LED}xR_{LIM}} = \frac{0.762x310V}{700mAx0.06\Omega} = 5620$$

To ensure stability, calculate ω_{P2} :

$$\omega_{P2} = \frac{\min(\omega_{P1}, \omega_{Z1})}{5 \times T_{Lin}} = \frac{\omega_{P1}}{5 \times 5620} = \frac{17k \frac{rad}{sec}}{5 \times 5620} = 0.60 \frac{rad}{sec}$$

Solve for C8:

$$C8 = \frac{1}{\omega_{P2} \times 5e^{6}\Omega} = \frac{1}{0.60 \frac{\text{rad}}{\text{sec}} \times 5e^{6}\Omega} = 0.33 \,\mu\text{F}$$

To attenuate switching noise, calculate ω_{P3} :

$$\omega_{P3} = \max(\omega_{P1}, \omega_{Z1}) \times 10 = \omega_{Z1} \times 10$$

$$\omega_{P3} = 77 \, k \frac{\text{rad}}{\text{sec}} \times 10 = 770 \, k \frac{\text{rad}}{\text{sec}}$$

Assume R20 = 10Ω and solve for C12:

C12 =
$$\frac{1}{10\Omega \times \omega_{P3}} = \frac{1}{10\Omega \times 770 \text{ k} \frac{\text{rad}}{\text{sec}}} = 0.130 \,\mu\text{F}$$

Since PWM dimming can be evaluated with this board, a much larger compensation capacitor C8 = 1.0 μF is chosen and a smaller high frequency capacitor C12 = 0.1 μF is chosen.

The chosen components from step 7 are:

$$C8 = 1.0 \mu F$$

 $R20 = 10\Omega$
 $C12 = 0.1 \mu F$

8. INPUT CAPACITANCE

Solve for the minimum CIN:

$$C_{IN} = \frac{\Delta i_{L-PP}}{8 \, x \, \Delta v_{IN-PP} \, x \, f_{SW}} = \frac{371 \, mA}{8 \, x \, 100 \, mV \, x \, 700 \, kHz} = 0.66 \, \mu F$$

To minimize power supply interaction a much larger capacitance of 100 μF is used, therefore the actual $\Delta v_{IN\text{-}PP}$ is much lower.

Determine minimum allowable RMS current rating:

$$I_{IN-RMS} = \frac{\Delta i_{L-PP}}{\sqrt{12}} = \frac{371 \text{ mA}}{\sqrt{12}} = 107 \text{ mA}$$

The chosen components from step 8 are:

9. NFET

Determine minimum Q1 voltage rating and current rating:

$$V_{T-M\Delta X} = V_{O} = 31.5V$$

$$I_{T-MAX} = \frac{0.683}{1 - 0.683} \times 700 \text{ mA} = 1.5 \text{A}$$

A 100V NFET is chosen with a current rating of 40A due to the low $R_{DS-\Omega N}$ = 50 m Ω . Determine I_{T-RMS} and P_{T} :

$$I_{T-RMS} = \frac{I_{LED}}{D'} \times \sqrt{D} = \frac{700 \text{ mA}}{0.762} \times \sqrt{0.238} = 448 \text{ mA}$$

$$P_T = I_{T-RMS}^2 x R_{DSON} = 448 \text{ mA}^2 x 50 \text{ m}\Omega = 10 \text{ mW}$$

The chosen component from step 9 is:

10. DIODE

Determine minimum D1 voltage rating and current rating:

$$V_{RD-MAX} = V_{O} = 31.5V$$

$$I_{D-MAX} = I_{LED} = 700 \text{ mA}$$

A 100V diode is chosen with a current rating of 12A and V_D = 600 mV. Determine P_D :

$$P_D = I_D \times V_{ED} = 700 \text{ mA} \times 600 \text{ mV} = 420 \text{ mW}$$

The chosen component from step 10 is:

$$D1 \rightarrow 12A$$
, 100V, DPAK

11. INPUT UVLO

Since PWM dimming will be evaluated a three resistor network will be used. Assume R13 = 100 $k\Omega$ and solve for R5:

$$R5 = \frac{1.24V \times R13}{V_{TURN-ON} - 1.24V} = \frac{1.24V \times 100 \text{ k}\Omega}{10V - 1.24V} = 14.2 \text{ k}\Omega$$

The closest standard resistor is 14 k Ω therefore $V_{TURN-ON}$ is:

$$V_{TURN-ON} = \frac{1.24V \times (R5 + R13)}{R5}$$

$$V_{\text{TURN-ON}} = \frac{1.24 \text{V x } (14 \text{ k}\Omega + 100 \text{ k}\Omega)}{14 \text{ k}\Omega} = 10.1 \text{V}$$

Solve for R4:

R4 =
$$\frac{R5 \times (V_{HYS} - 23 \mu A \times R13)}{23 \mu A \times (R5 + R13)}$$

$$R4 = \frac{14 \text{ k}\Omega \text{ x } (3.4\text{V} - 23 \text{ }\mu\text{A x } 100 \text{ k}\Omega)}{23 \text{ }\mu\text{A x } (14 \text{ k}\Omega + 100 \text{ k}\Omega)} = 5.87 \text{ k}\Omega$$

The closest standard resistor is 5.76 k Ω making V_{HYS} :

$$V_{HYS} = \frac{23 \mu A \times R4 \times (R5 + R13)}{R5} + 23 \mu A \times R13$$

$$V_{HYS} = \frac{23 \mu A \times 5.76 kΩ \times (14 kΩ + 100 kΩ)}{14 kΩ} + 23 \mu A \times 100 kΩ = 3.4V$$

The chosen components from step 11 are:

12. OUTPUT OVLO

Solve for R17:

$$R18 = \frac{V_{HYSO}}{23 \mu A} = \frac{10V}{23 \mu A} = 435 \text{ k}\Omega$$

The closest standard resistor is 432 k Ω therefore V_{HYSO} is:

$$V_{HYSO}$$
 = R18 x 23 μ A = 432 k Ω x 23 μ A = 9.9V

Solve for R11:

R11 =
$$\frac{1.24\text{V x R18}}{\text{V}_{\text{TURN-OFF}} - 1.24\text{V}} = \frac{1.24\text{V x } 432 \text{ k}\Omega}{44\text{V} - 1.24\text{V}} = 12.5 \text{ k}\Omega$$

The closest standard resistor is 12.4 k Ω making $V_{TUBN-OFE}$:

$$V_{\text{TURN-OFF}} = \frac{1.24 \text{V x (R11 + R18)}}{\text{R11}}$$

$$V_{TURN-OFF} = \frac{1.24V \text{ x } (12.4 \text{ k}\Omega + 432 \text{ k}\Omega)}{12.4 \text{ k}\Omega} = 44V$$

The chosen components from step 12 are:

R11 = 12.4 k
$$\Omega$$

R18 = 432 k Ω

13. PWM DIMMING


The LM3423 Boost Evaluation board is configured to demonstrate PWM dimming of the LEDs. For best operation, use a PWM signal that has greater than 3V amplitude at a frequency between 120Hz and 25kHz. Apply the PWM signal to the BNC connector (J6) and the inverted signal (seen by the nDIM pin) can be monitored at TP5.

The output DDRV signal is connected directly to the series dimming FET (Q2) to open and close the LED load. Achievable contrast ratios are dependant on the dimming frequency and operating point. The minimum pulse width is limited by the internal delays of the LM3423 and the slew time of the LED current from zero to its nominal value. This can be several microseconds in duration.

Using the evaluation board (24V input, 31.5V output), at 25kHz dimming frequency the best case contrast ratio is approximately 20:1, but at 200Hz the same system is more like 2500:1 ratio. In general, contrast ratios much above 4000:1 are not possible for any operating point using the LM3423 boost evaluation board.

Typical Waveforms

 $T_A = +25$ °C, $V_{IN} = 24V$ and $V_O = 31.5V$.




1kHz 50% PWM DIMMING TP5 dim voltage ($V_{\rm DIM}$) LED current ($I_{\rm LED}$)

13. FAULT AND LED CURRENT MONITORING

The LM3423 has a fault detection flag in the form of an opendrain NFET at the FLT pin. Using the external pull-up resistor (R14) to VIN, the fault status can be monitored at the FLT pin (high = fault). The fault timer interval is set with the capacitor (C10) from TIMR to GND (10nF yields roughly 1ms). If a fault is detected that exceeds the programmed timer interval, such as an output over-voltage condition, the FLT pin transitions from high to low and internally GATE and DDRV are latched off. To reset the device once the fault is removed, either the input power must be cycled or the EN pin must be toggled.

This can be tested directly with the evaluation board by opening the LED load. An OVP fault will occur which disables GATE and DDRV. Then if the LEDs are reconnected, the EN pin jumper (J3) can be removed and reinserted to restart normal operation of the LM3423.

The LED status flag (LRDY) can be seen by monitoring TP4. LRDY is also an open-drain NFET connection which has an external pull-up resistor (R15) to $\rm V_{IN}.$ If the LED current is in regulation the voltage at TP4 will be high, but when it falls out of regulation the NFET turns on and pulls TP4 low. The LM3423 datasheet lists all of the conditions that affect LRDY, FLT, and TIMR.



1kHz 50% PWM DIMMING (Rising Edge)
TP5 dim voltage (V_{DIM})
LED current (I_{LED})

Alternate Designs

Alternate designs with the LM3423 evaluation board are possible with very few changes to the existing hardware. The evaluation board FETs and diodes are already rated higher than necessary for design flexibility. The input UVLO, output OVP, input and output capacitance can remain the same for

the designs shown below. These alternate designs can be evaluated by changing only R9, R10, and L1.

The table below gives the main specifications for four different designs and the corresponding values for R9, R10, and L1. PWM dimming can be evaluated with any of these designs.

Specification / Component	Design 1	Design 2	Design 3	Design 4
V _{IN}	10V	15V	20V	25V
Vo	14V	21V	28V	35V
f _{SW}	600kHz	700kHz	500kHz	700kHz
I _{LED}	2A	500mA	2.5A	1.25A
R9	0.05Ω	0.2Ω	0.04Ω	0.08Ω
R10	41.2 kΩ	35.7 kΩ	49.9 kΩ	35.7 kΩ
L1	22µH	68µH	15µH	33µН

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

Pr	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench	
Audio	www.national.com/audio	App Notes	www.national.com/appnotes	
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns	
Data Converters	www.national.com/adc	Samples	www.national.com/samples	
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards	
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging	
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green	
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts	
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality	
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback	
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy	
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions	
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero	
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic	
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training	

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2010 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com