Applying Modern Clock Drivers to MOS Memories

INTRODUCTION

MOS memories present unique system and circuit challenges to the engineer since they require precise timing of input waveforms. Since these inputs present large capacitive loads to drive circuits, it is often that timing problems are not discovered until an entire system is constructed. This paper covers the practical aspects of using modern clock drivers in MOS memory systems. Information includes selection of packages and heat sinks, power dissipation, rise and fall time considerations, power supply decoupling, system clock line ringing and crosstalk, input coupling techniques, and example calculations. Applications covered include driving various types shift registers and RAMs (Random Access Memories) using logical control as well as other techniques to assure correct non-overlap of timing waveforms

Although the information given is generally applicable to any type of driver, monolithic integrated circuit drivers, the DS0025, DS0026 and DS0056 are selected as examples because of their low cost.

The DS0025 was the first monolithic clock driver. It is intended for applications up to one megacycle where low cost is of prime concern. Table I illustrates its performance while Appendix I describes its circuit operation. Its monolithic, rather than hybrid or module construction, was made possible by a new high voltage gold doped process utilizing a collector sinker to minimize VCF SAT.

National Semiconductor Application Note 76 B. Siegel M. Scott July 1986



Applying Modern Clock Drivers to MOS Memories

The DS0026 is a high speed, low cost, monolithic clock driver intended for applications above one megacycle. Table II illustrates its performance characteristics while its unique circuit design is presented in Appendix II. The DS0056 is a variation of the DS0026 circuit which allows the system designer to modify the output performance of the circuit. The DS0056 can be connected (using a second power supply) to increase the positive output voltage level and reduce the effect of cross coupling capacitance between the clock lines in the system. Of course the above are just examples of the many different types that are commercially available. Other National Semiconductor MOS interface circuits are listed in Appendix III.

The following section will hopefully allow the design engineer to select and apply the best circuit to his particular application while avoiding common system problems.

PRACTICAL ASPECTS OF USING MOS CLOCK DRIVERS

Package and Heat Sink Selection

Package type should be selected on power handling capability, standard size, ease of handling, availability of sockets, ease or type of heat sinking required, reliability and cost. Power handling capability for various packages is illustrated in Table III. The following guidelines are recommended:

TABLE I. DS0025 Characteristics						
Parameter	Conditions (V $^+$ – V $^-$) = 17V	Value	Units			
t _{ON}		15	ns			
tOFF	$C_{IN}=$ 0.0022 $\muF,R_{IN}=$ 0 Ω	30	ns			
tr	$C_L = 0.0001 \ \mu$ F, R0 = 50 Ω	25	ns			
t _f		150	ns			
Positive Output Voltage Swing	$V_{IN} - V^- = 0V, I_{OUT} = -1 \text{ mA}$	V ⁺ - 0.7	V			
Negative Output Voltage Swing	$I_{IN} = 10$ mA, $I_{OUT} = 1$ mA	V ⁻ + 1.0	V			
On Supply Current (V ⁺)	$I_{IN} = 10 \text{ mA}$	17	mA			

TABLE II. DS0026 Char	racteristics
-----------------------	--------------

Parameter	Parameter Conditions (V $^+$ – V $^-$) = 17V		Units
t _{ON}		7.5	ns
tOFF	$C_{\text{IN}} = 0.001 \ \mu\text{F}, \text{R}_{\text{IN}} = 0 \Omega$	7.5	ns
tr	$R0 = 50\Omega, C_L = 1000 pF$	25	ns
t _f		25	ns
Positive Output Voltage Swing	$V_{IN} - V^- = 0V, I_{OUT} = -1 \text{ mA}$	V ⁺ - 0.7	v
Negative Output Voltage Swing	$I_{IN} = 10 \text{ mA}, I_{OUT} = 1 \text{ mA}$	V ⁻ + 0.5	V
On Supply Current (V+)	$I_{IN} = 10 \text{ mA}$	28	mA

AN-7

TRI-STATE® is a registered trademark of National Semiconductor Corp

© 1995 National Semiconductor Corporation TL/F/7322 RRD-B30M105/Printed in U. S. A

The TO-5 ("H") package is rated at 750 mW still air (derate at 200°C/W above 25°C) soldered to PC board. This popular cavity package is recommended for small systems. Low cost (about 10 cents) clip-on heat sink increases driving capability by 50%.

The 8-pin ("N") molded mini-DIP is rated at 600 mW still air (derate at 90°C/W above 25°C soldered to PC board (derate at 1.39W). Constructed with a special copper lead frame, this package is recommended for medium size commercial systems particularly where automatic insertion is used. (Please note for prototype work, that this package is only rated at 600 mW when mounted in a socket and not one watt until it is soldered down.)

The TO-8 ("G") package is rated at 1.5W still air (derate at 100°C/W above 25°C) and 2.3W with clip-on heat sink (Wakefield type 215-1.9 or equivalent—derate at 15 mW/°C). Selected for its power handling capability and moderate cost, this hermetic package will drive very large systems at the lowest cost per bit.

Power Dissipation Considerations

The amount of registers that can be driven by a given clock driver is usually limited first by internal power dissipation. There are four factors:

- 1. Package and heat sink selection
- 2. Average dc power, P_{DC}
- 3. Average ac power, P_{AC}
- 4. Numbers of drivers per package, n

From the package heat sink, and maximum ambient temperature one can determine P_{MAX} , which is the maximum internal power a device can handle and still operate reliably. The total average power dissipated in a driver is the sum of dc power and ac power in each driver times the number of drivers. The total of which must be less than the package power rating.

$$P_{DISS} = n \times (P_{AC} + P_{DC}) \le P_{MAX}$$

Average dc power has three components: input power, power in the "OFF" state (MOS logic "0") and power in the "ON" state (MOS logic "1").

$$P_{DC} = P_{IN} + P_{OFF} + P_{ON}$$
 (2)
For most types of clock drivers, the first two terms are negli-
gible (less than 10 mW) and may be ignored.

Thus:

$$\mathsf{P}_{\mathsf{DC}} \cong \mathsf{P}_{\mathsf{ON}} = \frac{(\mathsf{V}^+ - \mathsf{V}^-)^2}{\mathsf{Reg}} \times (\mathsf{DC})$$

where:

 $V^+ - V^- =$ Total voltage across the driver

$$= V^+ - V^- / I_{S(ON)}$$
DC = Duty Cycle

For the DS0025, Req is typically 1 k Ω while Req is typically 600 Ω for the DS0026. Graphical solutions for P_{DC} appear in *Figure 1*. For example if V⁺ = +5V, V⁻ = -12V, Req = 500 Ω , and DC = 25%, then P_{DC} = 145 mW. However, if the duty cycle was only 5%, P_{DC} = 29 mW. Thus to maximize the number of registers that can be driven by a given

clock driver as well as minimizing average system power, the minimum allowable clock pulse width should be used for the particular type of MOS register.



FIGURE 1. P_{DC} vs Duty Cycle

In addition to $\mathsf{P}_{DC},$ the power driving a capacitive load is given approximately by:

$$\mathsf{P}_{\mathsf{A}\mathsf{C}} = (\mathsf{V}^+ - \mathsf{V}^-)^2 \times \mathsf{f} \times \mathsf{C}_{\mathsf{L}} \tag{4}$$

where:

(1)

(3)

C_L = Load capacitance

Graphical solutions for P_{AC} are illustrated in *Figure 2*. Thus, any type of clock driver will dissipate internally 290 mW per MHz per thousand pF of load. At 5 MHz, this would be 1.5W for a 1000 pF load. For long shift register applications, the driver with the highest package power rating will drive the largest number of bits.



FIGURE 2. P_{AC} vs PRF

Combining equations (1), (2), (3) and (4) yields a criterion for the maximum load capacitance which can be driven by a given driver:

$$C_{L} \leq \frac{1}{f} \left[\frac{P_{MAX}}{n (V^{+} - V^{-})^{2}} - \frac{(DC)}{Req} \right]$$
 (5)

As an example, the DS0025CN can dissipate 890 mW at $T_A = 70^{\circ}$ C when soldered to a printed circuit board. Req is approximately equal to 1k. For V⁺ = 5V, V⁻ = -12V, f = 1 MHz, and dc = 20%, C_L is:

$$C_{L} \leq \frac{1}{106} \left[\frac{(890 \times 10^{-3})}{(2)(17)^{2}} - \frac{0.2}{1 \times 10^{3}} \right]$$

 $C_L \leq$ 1340 pF (each driver)

A typical application might involve driving an MM5013 triple 64-bit shift register with the DS0025. Using the conditions above and the clock line capacitance of the MM5013 of 60 pF, a single DS0025 can drive 1340 pF/60 pF, or approximately 20 MM5013's.

In summary, the maximum capacitive load that any clock driver can drive is determined by package type and rating, heat sink technique, maximum system ambient temperature, ac power (which depends on frequency, voltage across the device, and capacitive load) and dc power (which is principally determined by duty cycle).

Rise and Fall Time Considerations

In general rise and fall times are determined by (a) clock driver design, (b) reflected effects of heavy external load, and (C) peak transient current available. Details of these are included in Appendixes I and II. *Figures AI-3, AI-4, AII-2* and *AIII-3* illustrate performance under various operating conditions. Under light loads, performance is determined by internal design of the driver; for moderate loads, by load C_L being reflected (usually as C_{L/β}) into the driver; and for large loads by peak output current where:

$$\frac{\Delta V}{\Delta T} = \frac{I_{OUT \ PEAK}}{C_I}$$

Logic rise and fall times must be known in order to assure non-overlap of system timing.

Note the definition of rise and fall times in this application note follow the convention that rise time is the transition from logic "0" to logic "1" levels and vice versa for fall times. Since MOS logic is inverted from normal TTL, "rise time" as used in this note is "voltage fall" and "fall time" is "voltage rise".

Power Supply Decoupling

Although power supply decoupling is a wide spread and accepted practice, the question often rises as to how much and how often. Our own experience indicates that each clock driver should have at least 0.1 μ F decoupling to ground at the V⁺ and V⁻ supply leads. Capacitors should be located as close as is physically possible to each driver. Capacitors should be non-inductive ceramic discs. This decoupling is necessary because currents in the order of 0.5 to 1.5 amperes flow during logic transitions.

There is a high current transient (as high as 1.5A) during the output transition from high to low through the V⁻ lead. If the external interconnecting wire from the driving circuit to the V⁻ lead is electrically long or has significant dc resistance, the current transient will appear as negative feedback and subtract from the switching response. To minimize this effect, short interconnecting wires are necessary and high frequency power supply decoupling capacitors are required if V⁻ is different from the ground of the driving circuit.

Clock Line Overshoot and Cross Talk

Overshoot: The output waveform of a clock driver can, and often does, overshoot. It is particularly evident on faster drivers. The overshoot is due to the finite inductance of the clock lines. Since most MOS registers require that clock signals not exceed V_{SS} , some method must be found in large systems to eliminate overshoot. A straightforward approach is shown in *Figure 3*. In this instance, a small damping resistor is inserted between the output of the clock driver and the load. The critical value for R_S is given by:

$$R_{\rm S} = 2\sqrt{\frac{L_{\rm S}}{C_{\rm L}}} \tag{6}$$



FIGURE 3. Use of Damping Resistor to Eliminate Clock Overshoot

In practice, analytical determination of the value for R_S is rather difficult. However, R_S is readily determined empirically, and typical values range in value between 10 and 50Ω . Use of the damping resistor has the added benefit of essentially unloading the clock driver; hence a greater number of loads may often be driven by a given driver. In the limit, however, the maximum value that may be used for R_S will be determined by the maximum allowable rise and fall time needed to assure proper operation of the MOS register. In short:

$$t_{r(MAX)} = t_{f(MAX)} \le 2.2 \text{ R}_{S} \text{ C}_{L}$$
(7)

One last word of caution with regard to use of a damping resistor should be mentioned. The power dissipated in R_S can approach (V⁺ – V⁻)² fC_L and accordingly the resistor wattage rating may be in excess of 1W. There are, obviously, applications where degradation of t_r and t_t by use of damping resistors cannot be tolerated. *Figure 4* shows a practical circuit which will limit overshoot to a diode drop. The clamp network should physically be located in the center of the distributed load in order to minimize inductance between the clamp and registers.



Cross Talk: Voltage spikes from ϕ_1 may be transmitted to ϕ_2 (and vice versa) during the transition of ϕ_1 to MOS logic "1". The spike is due to mutual capacitance between clock lines and is, in general, aggravated by long clock lines when numerous registers are being driven. *Figure 5* illustrates the problem.



FIGURE 5. Clock Line Cross Talk

The negative going transition of ϕ_1 (to MOS logic "1") is capacitively coupled via C_M to ϕ_2 . Obviously, the larger C_M is, the larger the spike. Prior to ϕ_1 's transition, Q1 is "OFF" since only μ A are drawn from the device.

The DS0056 connected as shown in *Figure 6* will minimize the effect of cross talk. The external resistors to the higher power supply pull base of a Q1 up to a higher level and forward bias the collector base junction of Q1. In this bias condition the output impedance of the DS0056 is very low and will reduce the amplitude of the spikes.



Clock Line Cross Talk

Input Capacitive Coupling

Generally, MOS shift registers are powered from +5V and -12V supplies. A level shift from the TTL levels (+5V) to MOS levels (-12V) is therefore required. The level shift could be made utilizing a PNP transistor or zener diode. The disadvantage to dc level shifting is the increased power dissipation and propagation delay in the level shifting device. Both the DS0025, DS0026 and DS0056 utilize input capacitors when level shifting from TTL to negative MOS capacitors. Not only do the capacitors perform the level shift function without inherent delay and power dissipation, but as will be shown later, the capacitors also enhance the performance of these circuits.

CONCLUSION

The practical aspects of driving MOS memories with low cost clock drivers has been discussed in detail. When the design guide lines set forth in this paper are followed and reasonable care is taken in circuit layout, the DS0025, DS0026 and DS0056 provide superior performance for most MOS input interface applications.

REFERENCES

- 1. Bert Mitchell, "New MOS Clock Driver for MOS Shift Registers," National Semiconductor, AN-18, March 1969.
- John Vennard, "MOS Clock Drivers," National Semiconductor, MB-9, December 1969.
- Dale Mrazek, "MOS Delay Lines," National Semiconductor, AN-25, April 1969.
- Dale Mrazek, "MOS Clock Savers," National Semiconductor, MB-5.
- 5. Dale Mrazek, "Silicon Disc's Challenge Magnetic Disc Memories," EDN/EEE Magazine, Sept. 1971.
- Richard Percival, "Dynamic MOS Shift Registers Can Also Simulate Stack and Silo Memories," Electronics Magazine, November 8, 1971.
- Bapat and Mrazek, "Dynamic MOS Random Access Memory System Considerations," National Semiconductor, AN-50, August 1971.
- 8. Don Femling, "Using the MM5704 Keyboard Interface in Keyboard Systems," National Semiconductor, AN-52.

APPENDIX I

DS0025 Circuit Operation

The schematic diagram of the DS0025 is shown in *Figure 7*. With the TTL driver in the logic "0" state Q1 is "OFF" and Q2 is "ON" and the output is at approximately one V_{BE} below the V⁺ supply.



When the output of the TTL driver goes high, current is supplied to the base of Q1, through C_{IN} , turning it "ON." As the collector of Q1 goes negative, Q2 turns "OFF." Diode CR2 assures turn-on of Q1 prior to Q2's turn-off minimizing current spiking on the V⁺ line, as well as providing a low impedance path around Q2's base emitter junction.

The negative voltage transition (to MOS logic "1") will be quite linear since the capacitive load will force Q1 into its linear region until the load is discharged and Q1 saturates. Turn-off begins when the input current decays to zero or the output of the TTL driver goes low. Q1 turns "OFF" and Q2 turns "ON" charging the load to within a V_{BE} of the V+ supply.

Rise Time Considerations

The logic rise time (voltage fall) of the DS0025 is primarily a function of the ac load, C_L , the available input current and total voltage swing. As shown in *Figure 8*, the input current



FIGURE 8. Rise Time Model for the DS0025

must charge the Miller capacitance of Q1, C_{TC} , as well as supply sufficient base drive to Q1 to discharge C_L rapidly. By inspection:

$$I_{IN} = I_M + I_B + I_{R1}$$
 (AI-1)

$$I_{IN} \cong I_M + I_B$$
, for $I_M \gg I_{R1}$ and $I_B \gg I_{R1}$

$$I_{\text{B}} = I_{\text{IN}} - C_{\text{TC}} \frac{\Delta V}{\Delta t} \tag{AI-2}$$

If the current through R2 is ignored,

$$I_{C} = I_{B} h_{FEQ1} = I_{L} + I_{M}$$

ere:

$$I_{L} = C_{L} \frac{\Delta V}{\Delta t}$$

whe

Combining equations AI-1, AI-2, and AI-3 yields:

$$\frac{\Delta V}{\Delta t} \left[C_{L} + C_{TC} \left(h_{FEQ1} + 1 \right) \right] = h_{FEQ1} I_{IN} \tag{AI-4}$$

or
$$t_r \simeq \frac{[C_L + (h_{FEQ1} + 1)C_{TC}] \, \Delta V}{h_{FEQ1} \, I_{IN}} \tag{Al-5}$$

Equation (AI-5) may be used to predict t_r as a function of C_L and $\Delta V.$ Values for C_{TC} and h_{FE} are 10 pF and 25 pF respectively. For example, if a DM7440 with peak output current of 50 mA were used to drive a DS0025 loaded with 1000 pF, rise times of:

or 21 ns may be expected for V⁺ = 5.0V, V⁻ = -12V. *Figure 9* gives rise time for various values of C_L.





Fall Time Considerations

The MOS logic fall time (voltage rise) of the DS0025 is dictated by the load, C_L , and the output capacitance of Q1. The fall time equivalent circuit of DS0025 may be approximated

 c_{TCO1} fill pF $fill c_L$ $t_L/F/7322-10$

FIGURE 10. Fall Time Equivalent Circuit

with the circuit of *Figure 10.* In actual practice, the base drive to Q2 drops as the output voltage rises toward V⁺. A rounding of the waveform occurs as the output voltage reaches to within a volt of V⁺. The result is that equation (AI-7) predicts conservative values of t_f for the output voltage at the beginning of the voltage rise and optimistic values at the end. *Figure 11* shows t_f as function of C_L.



(AI-3)

Assuming h_{FE2} is a constant of the total transition:

$$\frac{\Delta V}{\Delta t} = \frac{\left(\frac{V^+ - V^-}{2R2}\right)}{C_{TCQ1} + C_L/h_{FEQ1+1}}$$
(AI-6)

or

$$t_{f} \cong 2R2 \left(C_{TCQ1} + \frac{C_{L}}{h_{FEQ+1}} \right) \tag{AI-7}$$

DS0025 Input Drive Requirements

Since the DS0025 is generally capacitively coupled at the input, the device is sensitive to current not input voltage. The current required by the input is in the 50–60 mA region. It is therefore a good idea to drive the DS0025 from TTL line drivers, such as the DM7440 or DM8830. It is possible to drive the DS0025 from standard 54/74 series gates or flipflops but t_{ON} and t_r will be somewhat degraded.

Input Capacitor Selection

The DS0025 may be operated in either the logically controlled mode (pulse width out \cong pulse width in) or $C_{\rm IN}$ may be used to set the output pulse width. In the latter mode a long pulse is supplied to the DS0025.





The input current is of the general shape as shown in *Figure 12*. I_{MAX} is the peak current delivered by the TTL driver into a short circuit (typically 50–60 mA). Q1 will begin to turn-off when I_{IN} decays below $V_{BE}/R1$ or about 2.5 mA. In general:

$$I_{IN} = I_{MAX} e^{-t/R0} C_{IN}$$
 (AI-8)

where:

R0 = Output impedance of the TTL driver

C_{IN} = Input coupling capacitor

t₁

Substituting
$$I_{IN} = I_{MIN} = \frac{V_{BE}}{R1}$$
 and solving for t₁ yields:

$$=$$
 R0C_{IN} In $\frac{I_{MAX}}{I_{MIN}}$

The total pulse width must include rise and fall time considerations. Therefore, the total expression for pulse width becomes:

$$\begin{split} t_{\text{PW}} &\cong \frac{t_{\text{r}} + t_{\text{f}}}{2} + t_{1} \\ &= \frac{t_{\text{r}} + t_{\text{f}}}{2} + \text{ROC}_{\text{IN}} \ln \frac{I_{\text{MAX}}}{I_{\text{MIN}}} \end{split} \tag{AI-10}$$

The logic "1" output impedance of the DM7440 is approximately 65Ω and the peak current (I_{MAX}) is about 50 mA. The pulse width for C_{IN} = 2,200 pF is:

$$t_{PW} \simeq \frac{25 \text{ ns} + 150 \text{ ns}}{2} + (65\Omega) (2200 \text{ pF}) \text{ In}$$

 $\frac{50 \text{ mA}}{2.5 \text{ mA}} = 517 \text{ ns}$

. . . .

A plot of pulse width for various types of drivers is shown in *Figure 13.* For applications in which the output pulse width is logically controlled, $C_{\rm IN}$ should be chosen 2 to 3 times larger than the maximum pulse width dictated by equation (Al-10).

DC Coupled Operation

The DS0025 may be direct-coupled in applications when level shifting to a positive value only. For example, the MM1103 RAM typically operates between ground and +20V. The DS0025 is shown in *Figure 14* driving the address or precharge line in the logically controlled mode.

If DC operation to a negative level is desired, a level translator such as the DS7800 or DH0034 may be employed as shown in *Figure 15*. Finally, the level shift may be accomplished using PNP transistors are shown in *Figure 16*.





FIGURE 14. DC Coupled DS0025 Driving 1103 RAM

(AI-9)



FIGURE 15. DC Coupled Clock Driver Using DH0034



FIGURE 16. Transistor Coupled DS0025 Clock Driver APPENDIX II

DS0026 Circuit Operation

The schematic of the DS0026 is shown in *Figure 17*. The device is typically AC coupled on the input and responds to input current as does the DS0025. Internal current gain allows the device to be driven by standard TTL gates and flipflops.

With the TTL input in the low state Q1, Q4, Q5, and Q6 are "OFF" allowing Q7 and Q8 to come "ON." R9 assures that the output will pull up to within a V_{BE} of V⁺ volts. When the TTL input starts toward logic "1," current is supplied via C_{IN} to the bases of Q5 and Q6 turning them "ON." Simultaneously, Q7 and Q8 are snapped "OFF." As the input volt

age rises (to about 1.2V), Q1 and Q4 turn-on. Multiple emitter transistor Q1 provides additional base drive to Q5 and Q6 assuring their complete and rapid turn-on. Since Q7 and Q8 were rapidly turned "OFF" minimal power supply current spiking will occur when Q9 comes "ON."



FIGURE 17. DS0026 Schematic (One-Half Circuit)

Q4 now provides sufficient base drive to Q9 to turn it "ON." The load capacitance is then rapidly discharged toward V⁻. Diodes D6 and D7 prevent avalanching Q7's and Q8's base-emitter junction as the collectors of Q5 and Q6 go negative. The output of the DS0026 continues negative stopping about 0.5V more positive than V⁻.

When the TTL input returns to logic "0," the input voltage to the DS0026 goes negative by an amount proportional to the charge on C_{IN}. Transistors Q2 and Q3 turn-on, pulling stored base charge out of Q4 and Q9 assuring their rapid turn-off. With Q1, Q5, Q6 and Q9 "OFF," Darlington connected Q7 and Q8 turn-on and rapidly charge the load to within a V_{BE} of V⁺.

Rise Time Considerations

Predicting the MOS logic rise time (voltage fall) of the DS0026 is considerably involved, but a reasonable approximation may be made by utilizing equation (AI-5), which reduces to:

$$\label{eq:constraint} \begin{split} t_r &\cong \left[C_L + 250 \times 10^{-12}\right] \Delta V \qquad (\text{AII-1}) \\ \text{For } C_L &= 1000 \text{ pF}, \text{ V}^+ = 5.0\text{ V}, \text{ V}^- = -12\text{ V}, t_r &\cong 21 \text{ ns.} \\ \hline \textit{Eigure 18} \text{ shows DS0026 rise times vs } C_L. \end{split}$$



FIGURE 18. Rise Time vs Load Capacitance

Fall Time Considerations

The MOS logic fall time of the DS0026 is determined primarily by the capacitance Miller capacitance of Q5 and Q1 and R5. The fall time may be predicted by:

$$\begin{split} t_{f} &\cong (2.2)(\text{R5}) \left(\text{C}_{\text{S}} + \frac{\text{C}_{\text{L}}}{\text{h}_{\text{FE}}^2} \right) \\ &\cong (4.4 \times 10^3) \left(\text{C}_{\text{S}} + \frac{\text{C}_{\text{L}}}{\text{h}_{\text{FE}}^2} \right) \end{split} \tag{AII-2}$$

where:

 C_S = Capacitance to ground seen at the base of Q3 = 2 pF

$$h_{FE}^2 = (h_{FEQ3} + 1) (h_{FEQ4} + 1)$$

 ≈ 500

For the values given and $C_L=$ 1000 pF, $t_f \cong$ 17.5 ns. Figure 19. gives t_f for various values of $C_L.$



FIGURE 19. Fall Time vs Load Capacitance DS0026 Input Drive Requirements

550028 input Drive Requirements

The DS0026 was designed to be driven by standard 54/74 elements. The device's input characteristics are shown in *Figure 20.* There is breakpoint at V_{IN} \cong 0.6V which corresponds to turn-on of Q1 and Q2. The input current then rises with a slope of about 6000 (R2 || R3) until a second breakpoint at approximately 1.2V is encountered, corresponding to the turn-on of Q5 and Q6. The slope at this point is about 1500 (R1 || R2 || R3 || R4).



FIGURE 20. Input Current vs Input Voltage

The current demanded by the input is in the 5-10 mA region. A standard 54/74 gate can source currents in excess of 20 mA into 1.2V. Obviously, the minimum "1" output voltage of 2.5V under these conditions cannot be maintained. This means that a 54/74 element must be dedicated to driving 1/2 of a DS0026. As far as the DS0026 is concerned, the current is the determining turn-on mechanism not the voltage output level of the 54/74 gate.

Input Capacitor Selection

A major difference between the DS0025 and DS0026 is that the DS0026 requires that the output pulse width \cong output pulse width. Selection of C_{IN} boils down to choosing a capacitor small enough to assure the capacitor takes on nearly full charge, but large enough so that the input current does not drop below a minimum level to keep the DS0026 "ON." As before:

$$t_1 = ROC_{IN} \ln \frac{I_{MAX}}{I'' MIN}$$
(AII-3)

$$C_{IN} = \frac{t_1}{\text{R0 In} \frac{I_{MAX}}{I_{MIN}}}$$
(AII-4)

or

In this case R0 equals the sum of the TTL gate output impedance plus the input impedance of the DS0026 (about 150Ω). I_{MIN} from *Figure 21* is about 1 mA. A standard 54/74 series gate has a high state output impedance of about 150Ω in the logic "1" state and an output (short circuit) current of about 20 mA into 1.2V. For an output pulse width of 500 ns,



A plot of optimum value for C_{IN} vs desired output pulse width is shown in *Figure 22*.





LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

	National Semiconductor Corporation	National Semiconductor Europe	National Semiconductor Hong Kong Ltd.	National Semiconductor Japan Ltd.
	1111 West Bardin Road	Fax: (+49) 0-180-530 85 86	13th Floor, Straight Block,	Tel: 81-043-299-2309
-	Arlington, TX 76017	Email: cnjwge@tevm2.nsc.com	Ocean Centre, 5 Canton Rd.	Fax: 81-043-299-2408
	Tel: 1(800) 272-9959	Deutsch Tel: (+49) 0-180-530 85 85	Tsimshatsui, Kowloon	
	Fax: 1(800) 737-7018	English Tel: (+49) 0-180-532 78 32	Hong Kong	
		Français Tel: (+49) 0-180-532 93 58	Tel: (852) 2737-1600	
		Italiano Tel: (+49) 0-180-534 16 80	Fax: (852) 2736-9960	

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.