# Compensation for Current Mode Control SEPIC Converters

#### Introduction

SEPIC converters have a number of advantages. They allow an input voltage higher or lower than the output voltage. The input voltage and output voltage can be dc isolated by a capacitor. The use of a low side switch makes the switch driver easy to implement. Unlike buck-boost and Cuk converters, the output voltage of SEPIC converters is non-inverting. Hence, SEPIC converters are useful in many applications.

This application note presents the design of compensators for current mode control SEPIC converters. The LM3478 current mode controller will be used. Detail procedures on designing a lag compensator will be presented in an illustrative example.

### **Basic SEPIC Converters**



FIGURE 1. A SEPIC Converter

A SEPIC converter is shown in Figure 1. It consists of two inductors (L<sub>1</sub>, L<sub>2</sub>) and two capacitors (C<sub>S</sub>, C<sub>OUT</sub>). Let v<sub>IN</sub> and v<sub>OUT</sub> be input and output voltages, v<sub>COUT</sub> and v<sub>CS</sub> be voltages across C<sub>OUT</sub> and C<sub>S</sub>, i<sub>L1</sub> and i<sub>L2</sub> be currents through L<sub>1</sub> and L<sub>2</sub>, and R<sub>C</sub> be the equivalent series resistance (ESR) of C<sub>OUT</sub>. Assume that the load is a resistor R<sub>OUT</sub>, and that the switch S<sub>1</sub> and the diode D<sub>1</sub> are ideal.

In the continuous conduction mode (CCM), when  $S_1$  is turned on,  $L_1$  and  $L_2$  are charged up by  $v_{IN}$  and  $v_{CS}$  respectively, while  $C_S$  and  $C_{OUT}$  are discharged by  $i_{L2}$  and the output current respectively. When  $S_1$  is turned off,  $L_1$  and  $L_2$  are discharged, and  $C_S$  and  $C_{OUT}$  are charged up. The open loop small signal model of a SEPIC converter is

$$\widetilde{v}_{OUT} = \frac{N_{d}(s)\widetilde{d} + N_{n}(s)\widetilde{v}_{|N|}}{\Delta(s)}, \qquad (1)$$

where

$$N_d(s) = \overline{V}_{IN}R_{OUT}(1 + sR_CC_{OUT})$$

$$\left[1 - \frac{s\bar{D}^{2}L_{1}}{(1 - \bar{D})^{2}R_{OUT}} + s^{2}(L_{1} + L_{2})C_{S} - \frac{s^{3}\bar{D}L_{1}L_{2}C_{S}}{(1 - \bar{D})^{2}R_{OUT}}\right]$$
(2)

$$N_{n}(s) = \overline{D}(1-\overline{D})R_{OUT}(1 + sR_{C}C_{OUT})\left(1 + \frac{s^{2}L_{2}C_{S}}{\overline{D}}\right)$$
(3)

$$\Delta(s) = D_0 + D_1 s + D_2 s^2 + D_3 s^3 + D_4 s^4$$
(4)

The coefficients of (4) will be listed in Appendix A. Also,  $N_d(s)$  and  $N_n(s)$  can be expanded to a polynomial as shown in Appendix A. The duty cycle d is the ratio between the on-

National Semiconductor Application Note 1990 L.K.Wong and T.K.Man January 19, 2010

Ē



time and the switching period  $\mathrm{T}_{\mathrm{SW}}$  of the switch  $\mathrm{S}_{\mathrm{1}}.$  Its nominal value is

$$\bar{D} = \frac{\overline{V}_{OUT}}{\overline{V}_{IN} + \overline{V}_{OUT}}$$
(5)

Under current mode control, the current of  $S_1$ , which is the sum of  $i_{L1}$  and  $i_{L2}$ , is fed to the controller during the on period in order to determine the on-time of  $S_1$ . The small signal model of a current mode control SEPIC converter is

$$\widetilde{v}_{OUT} = \frac{N_{cc}(s)\widetilde{i}_{C} + N_{cv}(s)\widetilde{v}_{IN}}{D_{cc}(s)}$$

where  $i_{\rm C}$  is the current control signal. It can be converted into a voltage control signal  $v_{\rm C}$  by a resistor  ${\rm R}_{\rm SN}$  connecting between  ${\rm S}_1$  and the ground. Then the relationship between the output voltage and the voltage control signal can be formulated as follows:

$$\widetilde{v}_{OUT} = \frac{N_{cc}(s)}{D_{cc}(s)R_{SN}}\widetilde{v}_{C}$$
(6)

where

$$N_{cc} = N_{c0} + N_{c1} + N_{c2} + N_{c3} + N_{c3} + N_{c4} + N_{c5} + N_{c6} + N$$

The coefficients of (7) and (8) will be shown in Appendix B.

### **Compensator Design**

D

A compensator can be implemented by a transconductance amplifier, with an open loop gain of  $g_m$  and an output impedance of  $R_0$ , connecting to a resistor  $R_{C1}$  and a capacitor  $C_{C1}$  in series to the ground, as shown in Figure 2. Let the negative input of the amplifier is connected to a reference voltage  $V_{REF}$ , and the positive input is connected to the output voltage  $v_{OUT}$  through a resistor divider network implemented by  $R_{F1}$  and  $R_{F2}$ , the transfer function relating  $v_C$  and  $v_{OUT}$  is

$$v_{\rm C} = \left(\frac{R_{\rm F2}}{R_{\rm F1} + R_{\rm F2}} v_{\rm OUT} - V_{\rm REF}\right) g_{\rm m} \left[R_0 //\left(R_{\rm C1} + \frac{1}{C_{\rm C1}}\right)\right]$$
(9)

By adding small signal perturbations, the AC equation can be obtained as follows:

$$\widetilde{v}_{C} = \frac{R_{F2}}{R_{F1} + R_{F2}} g_{m} R_{0} \frac{1 + sR_{C1}C_{C1}}{1 + s(R_{C1} + R_{0})C_{C1}} \widetilde{v}_{OUT}.$$
(10)



30102110

#### FIGURE 3. Frequency Response of a Lag Compensator

It can be shown from (10) that the compensator consists of a dc gain of A<sub>C</sub>, and a pole and a zero located at frequencies  $f_{PC}$  and  $f_{ZC}$ . The three parameters can be formulated as

$$A_{C} = \frac{R_{F2}}{R_{F1} + R_{F2}} g_{m}R_{0},$$
  
$$f_{PC} = \frac{1}{2\pi(R_{C1} + R_{0})C_{C1}},$$
  
$$f_{ZC} = \frac{1}{2\pi R_{C1}C_{C1}},$$

Since  $f_{PC}$  is always lower than  $f_{ZC}$ , (10) is a lag compensator. If R<sub>C1</sub> is zero, (10) becomes a compensator with a dominant pole. The frequency response of the lag compensator is shown in Figure 3, the lag compensator provides an attenuation in magnitude at the high frequency. The degree of attenuation is determined by the distance between f<sub>PC</sub> and f<sub>zc</sub>. It is because the magnitude is decreased at a slope of 20dB/decade between  $f_{PC}$  and  $f_{ZC}$ . The lag compensator also provides a phase lag. However,  $f_{\text{PC}}$  and  $f_{\text{ZC}}$  can be placed at a low frequency (much lower than the frequency of interest, e.g. the cross over frequency  $f_{\rm C}$ ) such that the lag compensator nearly does not affect the phase at the high frequency. The aim of designing a lag compensator is to provide a desired phase margin for the compensated system. Starting from a bode plot of an un-compensated system, and a requirement of phase margin of  $\Phi_{m},$  a new  $f_{C}$  can be selected at the frequency corresponding to 180° -  $\Phi_m$  of the un-compensated system. Then the magnitude of the un-compensated system at f<sub>C</sub> can be found. The magnitude at f<sub>C</sub> can be attenuated to 0dB by the lag compensator through proper design of f<sub>PC</sub> and f<sub>ZC</sub>. As a result, the compensated system will have a phase margin of  $\Phi_{\rm m},$  and the cross over frequency will be  $f_{\rm C}.$ 

### **Illustrative Example**

The design of a current mode control SEPIC converter with a nominal input voltage of 5V, an output voltage of 5V, and an output current of 0.5A will be shown. It is suitable for applications requiring a 5V output from 4 batteries, which can be 4.8V to 6V depending on whether 1.2V or 1.5V batteries are used. In this case, the input voltage may be higher or lower than the output voltage, and a SEPIC converter is a proper choice.

The major components of the SEPIC are listed in table 1. A current mode controller LM3478 will be used. The parameters of the LM3478, which can be derived from the datasheet, are also listed in table 2.

Other parameters of (6) are calculated below.

From (5),

Also,

$$\mathsf{T}_2 = \frac{\mathsf{T}_{\mathrm{SW}}}{2} = \frac{1}{2\mathsf{f}_{\mathrm{SW}}}$$

 $\overline{D} = 0.5$ 

The parameter  $m_C$  is determined by an internal compensation ramp  $V_{SL}$  and an external compensation ramp determined by an internal current of 40  $\mu A$  passing through an external resistor  $R_{SL}$ . It can be calculated by the following equation:

$$m_{C} = (V_{SL} + 40 \ \mu A \ x \ R_{SL}) f_{SW} / R_{SN} = 3440000 \text{As}^{-1}$$
$$T_{SW} \left( - \overline{V}_{IN} - \overline{V}_{IN} \right)$$

$$T_{M} = \frac{I_{SW}}{2} \left( 2m_{C} + \frac{V_{IN}}{L_{1}} + \frac{V_{IN}}{L_{2}} \right)$$
$$= 8.979A$$

#### TABLE 1. Major Parameters of the Example SEPIC Converter

Parameter	Value		
$\overline{V}_{IN}$	5V		
V <sub>OUT</sub>	5V		
R <sub>OUT</sub>	10Ω		
L <sub>1</sub>	33 µH		
L <sub>2</sub>	33 µH		
Cs	1 µF		
C <sub>OUT</sub>	100 µF		
R <sub>COUT</sub>	0.05Ω		
f <sub>sw</sub>	400 kHz		
R <sub>SN</sub>	0.02Ω		
R <sub>SL</sub> 2 kΩ			

ABLE 2. Parameters of the LM3478			
Parameter	Value		
V <sub>REF</sub>	1.26V		
9 <sub>m</sub>	800 μΩ-1		
R <sub>0</sub>	$A_V/g_m = 38/800 \ \mu\Omega^{-1}$		
	= 47.5 kΩ		
Vei	92 mV		

Hence, all parameters for calculating the small signal model of (6) are obtained. A bode plot of (6) with the above parameters is shown in Figure 4.

Since  $\overline{V}_{OUT}$  and  $V_{REF}$  are 5V and 1.26V respectively, we can design that

$$R_{F1}$$
 = 29.7 kΩ  
 $R_{F2}$  = 10 kΩ

From (10),

$$A_{\rm C} = \frac{R_{\rm F2}}{R_{\rm F1} + R_{\rm F2}} g_{\rm m} R_{\rm 0}$$
  
= 9.57





In this example, a phase margin of 90° is desired. From Figure 4, the corresponding frequency (the frequency at which the phase is 180° - 90° = 90°) is 2.1 kHz (which will also be  $f_{\rm C}$  of the compensated system), and the magnitude of the un-compensated system at 2.1 kHz is 21dB. This implies that the attenuation provided by the lag compensator is 21dB +  $A_{\rm C}$  = 40.62 dB. Consequently, the distance between  $f_{\rm PC}$  and  $f_{\rm ZC}$  should be 2.031 decade (since the magnitude is 20dB/decade in between  $f_{\rm PC}$  and  $f_{\rm ZC}$ ). To avoid affecting the phase at  $f_{\rm C}$ ,  $f_{\rm ZC}$  is designed to be one decade before  $f_{\rm C}$ , i.e. 210 Hz. Then  $f_{\rm PC}$  should be 1.95 Hz. Hence,

$$1/R_{C1}C_{C1} = 2\pi \ x \ 210 \ Hz$$

$$\frac{1}{(R_{C1} + R_0)C_{C1}} = 2\pi \times 1.95 \text{ Hz}$$

$$R_0 C_{C1} = \frac{1}{2\pi \times 1.95 \text{ Hz}} - R_1 C_{C1}$$

$$C_{C1} = 1.7 \mu F$$

$$R_{C1} = 445\Omega$$

Finally, select  $R_{C1}$  = 442 $\Omega$  and  $C_{C1}$  = 2.2 µF. The frequency response of the compensated system is shown in Figure 5. It can be found that the 0dB point is at around 2.5 kHz, and the phase margin is around 90°.





### Conclusion

This application note details the design of a lag compensator for current mode control SEPIC converters operating in the continuous conduction mode. Based on the open loop bode plot, a lag compensator with 90° phase margin has been designed as an illustrative example. The design of compensator depends on a number of practical concerns including the requirement of transient response, robustness, and the effect of noise. Application engineers are suggested to design properly based on practical situations.

## Appendix A

The coefficients of (4) are listed as follows.

$$\Delta(s) = D_0 + D_1 s + D_2 s^2 + D_3 s^3 + D_4 s^4,$$

$$\begin{split} D_0 &= R_{OUT}(1-\overline{D})^2, \\ D_1 &= L_M + (1-\overline{D})^2 R_C R_{OUT} C_{OUT}, \\ D_2 &= L_M (R_C + R_{OUT}) C_{OUT} + (1-\overline{D})^2 (L_1 + L_2) R_{OUT} C_S, \\ D_3 &= L_1 L_2 C_S + (1-\overline{D})^2 (L_1 + L_2) R_C R_{OUT} C_S C_{OUT}, \\ D_4 &= L_1 L_2 (R_C + R_{OUT}) C_S C_{OUT}, \\ L_M &= \overline{D}^2 L_1 + (1-\overline{D})^2 L_2. \end{split}$$

From (2),  $N_d(s)$  can be expended as follows.

$$N_{d}(s) = N_{0} + N_{1}s + N_{2}s^{2} + N_{3}s^{3} + N_{4}s^{4},$$

$$\begin{split} \mathbf{N}_{0} &= \overline{V}_{\text{IN}} \mathbf{R}_{\text{OUT}}, \\ \mathbf{N}_{1} &= \overline{V}_{\text{IN}} \mathbf{R}_{\text{C}} \mathbf{R}_{\text{OUT}} \mathbf{C}_{\text{OUT}} - \frac{\overline{D}^{2}}{(1 - \overline{D})^{2}} \overline{V}_{\text{IN}} \mathbf{L}_{1}, \\ \mathbf{N}_{2} &= \overline{V}_{\text{IN}} (\mathbf{L}_{1} + \mathbf{L}_{2}) \mathbf{R}_{\text{OUT}} \mathbf{C}_{\text{S}} - \frac{\overline{D}^{2}}{(1 - \overline{D})^{2}} \overline{V}_{\text{IN}} \mathbf{L}_{1} \mathbf{R}_{\text{C}} \mathbf{C}_{\text{OUT}}, \\ \mathbf{N}_{3} &= \overline{V}_{\text{IN}} (\mathbf{L}_{1} + \mathbf{L}_{2}) \mathbf{R}_{\text{C}} \mathbf{R}_{\text{OUT}} \mathbf{C}_{\text{S}} \mathbf{C}_{\text{OUT}} - \frac{\overline{D}}{(1 - \overline{D})^{2}} \overline{V}_{\text{IN}} \mathbf{L}_{1} \mathbf{L}_{2} \mathbf{C}_{\text{S}}, \\ \mathbf{N}_{4} &= -\frac{\overline{D}}{(1 - \overline{D})^{2}} \overline{V}_{\text{IN}} \mathbf{L}_{1} \mathbf{L}_{2} \mathbf{R}_{\text{C}} \mathbf{C}_{\text{S}} \mathbf{C}_{\text{OUT}}. \end{split}$$

From (3),  $N_n(s)$  can be expended as follows.

$$N_{n}(s) = N_{n0} + N_{n1}s + N_{n2}s^{2} + N_{n3}s^{3},$$

$$N_{n0} = \overline{D}(1 - \overline{D})R_{OUT},$$

$$N_{n1} = \overline{D}(1 - \overline{D})R_{C}R_{OUT}C_{OUT},$$

$$N_{n2} = (1 - \overline{D})L_{2}R_{OUT}C_{S},$$

$$N_{n3} = (1 - \overline{D})L_{2}R_{C}R_{OUT}C_{S}C_{OUT}.$$

# **Appendix B**

The coefficients of (7) are listed as follows.

$$\begin{split} D_{CC} &= D_{c0}S + D_{c1}S + D_{c2}S^2 + D_{c3}S^3 + D_{c4}S^4 + D_{c5}S^5 + D_{c6}S^6, \\ D_{c0} &= C_{d0}D_1 + C_{d1}D_0 - C_{v0}N_1 - C_{v1}N_0, \\ D_{c1} &= C_{d0}D_2 + C_{d1}D_1 + C_{d2}D_0 - C_{v0}N_2 - C_{v1}N_1 - C_{v2}N_0 \\ D_{c2} &= C_{d0}D_3 + C_{d1}D_2 + C_{d2}D_1 - C_{d3}D_1 - C_{v0}N_3 - C_{v1}N_2 - C_{v2}N_1 \\ D_{c3} &= C_{d0}D_4 + C_{d1}D_3 + C_{d2}D_2 - C_{d3}D_1 - C_{v0}N_4 - C_{v1}N_3 - C_{v2}N_2 \\ D_{c4} &= C_{d1}D_4 + C_{d2}D_3 + C_{d3}D_2 - C_{v1}N_4 - C_{v2}N_3 \\ D_{c5} &= C_{d2}D_4 + C_{d3}D_3 - C_{v2}N_4 \\ D_{c6} &= C_{d3}D_4 \\ \\ C_{d0} &= \frac{\overline{V}_{IN}L_1L_2}{(1 - \overline{D})}, \\ C_{d1} &= L_1L_2L_MT_M + \frac{\overline{D}}{(1 - \overline{D})}[(1 - D)L_2 - \overline{D}L_1]\overline{V}_{IN}L_1 \bigg[ T_2 + \frac{L_2}{R_{OUT}(1 - \overline{D})} \bigg], \\ C_{d2} &= \frac{\overline{V}_{IN}L_1L_2}{(1 - \overline{D})} \bigg[ (L_1 + L_2)C_S - L_1T_2 \frac{\overline{D}^2}{R_{OUT}(1 - \overline{D})} \bigg], \end{split}$$

$$\begin{split} & C_{d2} = \frac{m + 2}{(1 - \overline{D})} \left[ (L_1 + L_2)C_S - L_1T_2 \frac{2}{R_{OUT}(1 - \overline{D})} \right], \\ & C_{d3} = L_1^2 L_2^2 C_S T_M \\ & C_{v0} = (1 - \overline{D})L_1L_2, \\ & C_{v1} = \overline{D}L_1(L_M - \overline{D}L_1)T_2, \\ & C_{v2} = (1 - \overline{D})L_1L_2 (L_1 + L_2)C_S, \\ & T_2 = \frac{T_{SW}}{2}, \ T_{SW} \text{ is the switching period}, \\ & T_M = \frac{T_{SW}}{2} \left( 2m_C + \frac{\overline{V}_{IN}}{L_1} + \frac{\overline{V}_{IN}}{L_2} \right), \ \text{-m}_c \text{ is the slope of a compensation ramp,} \end{split}$$

The coefficients of (8) are listed as follows.

$$N_{cc} = N_{c0} + N_{c1}s + N_{c2}s^2 + N_{c3}s^3 + N_{c4}s^4 + N_{c5}s^5 + N_{c6}s^6,$$

$$\begin{split} N_{c0} &= C_{c0} N_0, \\ N_{c1} &= C_{c0} N_1, \\ N_{c2} &= C_{c0} N_2 + C_{c2} N_0, \\ N_{c3} &= C_{c0} N_3 + C_{c2} N_1, \\ N_{c4} &= C_{c0} N_4 + C_{c2} N_2, \\ N_{c5} &= C_{c2} N_3, \\ N_{c6} &= C_{c2} N_4, \end{split}$$

where

$$\begin{split} & C_{c0} = L_1 L_2 L_M, \\ & C_{c2} = L_1^2 L_2^2 C_S. \end{split}$$

# Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

#### Copyright© 2010 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com