## LM5009 Evaluation Board

National Semiconductor Application Note 1445 Dennis Morgan March 16, 2010

# R

#### Introduction

The LM5009EVAL evaluation board provides the design engineer with a fully functional buck regulator, employing the constant on-time (COT) operating principle. This evaluation board provides a 10V output over an input range of 12V - 95V. The circuit delivers load currents to 150 mA, with current limit at  $\approx$ 240 mA. The board is populated with all external components except C6 and C9. These components provide options for managing the output ripple as described later in this document. The board's specification are:

- Input Voltage: 12V to 95V
- Output Voltage: 10V
- Maximum load current: 150 mA
- Minimum load current: 0 mA
- Current Limit: ≊240 mA
- Measured Efficiency: 93.3% ( $V_{IN} = 12V$ ,  $I_{OUT} = 100$  mA)
- Nominal Switching Frequency: 240 kHz
- Size: 1.6 in. x 1.0 in. x 0.5 in



FIGURE 1. Evaluation Board - Top Side

### **Theory of Operation**

Refer to the evaluation board schematic in Figure 5, which contains a simplified block diagram of the LM5009. When the circuit is in regulation, the buck switch is on each cycle for a time determined by R1 and the input voltage according to the equation:

$$t_{ON} = \frac{1.25 \text{ x } 10^{-10} \text{ x R1}}{V_{IN}}$$

The nominal switching frequency is calculated from:

$$F_{\rm S} = \frac{V_{\rm OUT}}{1.25 \times 10^{-10} \, {\rm x \, R1}}$$

The on-time in this evaluation board ranges from  $\approx$ 3540 ns at Vin = 12V, to  $\approx$ 450 ns at Vin = 95V. The on-time varies inversely with V<sub>IN</sub> to maintain a nearly constant switching frequency, which is nominally 240 kHz in this evaluation board . At the end of each on-time the Minimum Off-Timer ensures the buck switch is off for at least 300 ns. In normal operation the off-time is much longer. During the off-time the output ca-

pacitor (C2) is discharged by the load current. When the output voltage falls sufficiently that the voltage at FB is below 2.5V, the regulation comparator initiates a new on-time period. For stable, fixed frequency operation,  $\approx 25 \text{ mVp-p}$  of ripple is required at FB to switch the regulation comparator. Refer to the LM5009 data sheet for a more detailed block diagram, and a complete description of the various functional blocks.

#### **Board Layout and Probing**

The pictorial in Figure 1 shows the placement of the circuit components. The following should be kept in mind when the board is powered:

1) When operating at high input voltage and high load current, forced air flow is recommended.

2) The LM5009 may be hot to the touch when operating at high input voltage and high load current.

3) Use CAUTION when probing the circuit at high input voltages to prevent injury, as well as possible damage to the circuit.

4) Ensure the wires connecting this board to the load are sized appropriately for the load current. Ensure there is not a significant drop in the wires between this evaluation board and the load. AN-1445

#### **Board Connection/Start-up**

The input connections are made to the J1 connector. The load is normally connected to the V1 and GND terminals of the J3 connector. Ensure the wires are adequately sized for the intended load current. Before start-up a voltmeter should be connected to the input terminals, and to the output terminals. The load current should be monitored with an ammeter or a current probe. It is recommended that the input voltage be increased gradually to 12V, at which time the output voltage should be 10V. If the output voltage is correct with 12V at  $V_{\rm IN}$ , then increase the input voltage as desired and proceed with evaluating the circuit.

#### **Output Ripple Control**

The LM5009 requires a minimum of 25 mVp-p ripple at the FB pin, in phase with the switching waveform at the SW pin, for proper operation. In the simplest configuration that ripple is derived from the ripple at V<sub>OUT1</sub>, generated by the inductor's ripple current flowing through R4. That ripple voltage is attenuated by the feedback resistors, requiring that the ripple amplitude at V<sub>OUT1</sub> be higher than the minimum of 25 mVp-p by the gain factor. Options for reducing the output ripple are discussed below, and the results are shown in the graph of Figure 8.

A) **Minimum Output Ripple:** This evaluation board is supplied configured for minimum ripple at  $V_{OUT1}$  by setting R4 to zero ohms, and including components R6, C7 and C8. The output ripple, which ranges from 5 mVp-p at  $V_{IN} = 12V$  to 14 mVp-p at  $V_{IN} = 95V$ , is determined primarily by the ESR of output capacitor (C2), and the inductor's ripple current, which ranges from 32 mAp-p to 170 mAp-p over the input voltage range. This performance applies only to continuous conduction mode as the ripple avaluate of the prime output of the prime output capacitor mode. The ripple voltage required by the FB pin

is generated by R6, C7 and C8 since the SW pin switches from -1V to  $V_{IN}$ , and the right end of C7 is a virtual ground. The values for R6 and C7 are chosen to generate a 30-40 mVp-p triangle waveform at their junction. That triangle wave is then coupled to the FB pin through C8. The following procedure is used to calculate values for R6, C7 and C8: 1) Calculate the voltage V<sub>4</sub>:

$$V_{A} = V_{OUT} - (V_{SW} \times (1 - (V_{OUT}/V_{IN})))$$

where  $V_{SW}$  is the absolute value of the voltage at the SW pin during the off-time (typically 1V), and  $V_{IN}$  is the minimum input voltage. For this circuit  $V_A$  calculates to 9.83V. This is the DC voltage at the R6/C7 junction, and is used in the next equation.

2) Calculate the R6 x C7 product:

$$R6 \ge C7 = \frac{(V_{IN} - V_A) \ge t_{ON}}{\Delta V}$$

where  $t_{ON}$  is the maximum on-time ( $\approx$ 3540 ns),  $V_{IN}$  is the minimum input voltage, and  $\Delta V$  is the desired ripple amplitude at the R6/C7 junction, 30 mVp-p for this example.

$$R6 \text{ x C7} = \frac{(12\text{V} - 9.83\text{V}) \text{ x 3540ns}}{0.03\text{V}} = 2.56 \text{ x 10}^{-4}$$

R6 and C7 are then chosen from standard value components to satisfy the above product. For example, C7 can be 2200 pF requiring R6 to be 116 k $\Omega$ . A standard value 115 k $\Omega$  is used in this board. C8 is chosen to be 0.01  $\mu$ F, large compared to C7. This portion of the circuit, as supplied on this EVB, is shown in Figure 2.



FIGURE 2. Minimum Ripple Using R6, C7, C8

B) **Intermediate Ripple Level Configuration:** This configuration generates more ripple at  $V_{OUT1}$  than the above configuration, but uses one less capacitor. If some ripple can be

tolerated in the application, this configuration is slightly more economical, and simpler. R4 and C6 are used instead of R6, C7, and C8, as shown in Figure 3.



FIGURE 3. Intermediate Ripple Level Configuration Using C6 and R4

R4 is chosen to generate  $\geq 25 \text{ mV}$  at V<sub>OUT1</sub>, knowing that the minimum ripple current in this circuit is 32 mAp-p at minimum V<sub>IN</sub>. C6 couples that ripple to the FB pin without the attenuation of the feedback resistors. C6's minimum value is calculated from:

$$C6 = \frac{t_{ON(max)}}{(R2//R3)}$$

where  $t_{ON(max)}$  is the maximum on-time (at minimum V<sub>IN</sub>), and R2//R3 is the equivalent parallel value of the feedback resistors. For this evaluation board  $t_{ON(max)}$  is approximately 3540 ns, and R2//R3 = 1.875 k $\Omega$ , and C6 calculates to a minimum

of 1900 pF. The resulting ripple at V<sub>OUT1</sub> ranges from  $\approx$ 25 mVp-p to 140 mVp-p over the input voltage range with the circuit in continuous conduction mode. The ripple amplitude is higher if the load current is low enough to force the circuit into discontinuous conduction mode.

C) **Minimum Cost Configuration:** This configuration is the same as option B above, but without C6. Since 25 mVp-p are required at the FB pin, R4 is chosen to generate 100 mvp-p at V<sub>OUT1</sub>, knowing that the minimum ripple current in this circuit is 32 mAp-p at minimum V<sub>IN</sub>. To allow for tolerances,  $3.3\Omega$  is used for R4. The resulting ripple at V<sub>OUT1</sub> ranges from  $\cong$ 105 mVp-p to  $\approx$ 580 mVp-p over the input voltage range. If the application can accept this ripple level, this is the most economical solution. The circuit is shown in Figure 4.



FIGURE 4. Minimum Cost Configuration

D) Alternate Low Ripple Configuration: A low ripple output can be obtained by connecting the load to  $V_{OUT2}$  in the circuits of options B or C above. Since R4 degrades load regulation, this alternative may be viable for applications where the load

current is relatively constant. If this method is used, ensure R4's power rating is appropriate for the load current.

#### **Current Limit**

The LM5009 contains an intelligent current limit off-timer. The current limit threshold is 310 mA,  $\pm$ 60 mA. If the current in the buck switch (the peak of the inductor's current waveform) reaches the threshold the present on-time cycle is immediately terminated, and a non-resetable off-time is initiated. The length of the off-time is controlled by an external resistor (R5) and the voltage at the FB pin. If FB = 0V (output is shorted to ground) the off-time is the preset maximum of 35 µs. This off-time ensures safe short circuit operation to the maximum input voltage of 95V. In cases of less severe overload where the output voltage, and the voltage at FB, is above ground the current limit off-time is less than 35 µs. The shorter off-times reduces the amount of foldback, recovery time, and also reduces the startup time. The current limit off-time is calculated from the following equation:

 $t_{OFF} = \frac{10^{-5}}{0.285 + \frac{V_{FB}}{6.35 \times 10^{-6} \times R5}}$ 

The current limit off-time ranges from 5.5  $\mu s$  to 35  $\mu s$  as  $V_{FB}$  varies from 2.5V to 0V, with R5 = 255 k $\Omega$ . The guideline for selecting R5's value is that the current limit off-time (at  $V_{FB}$  = 2.5V) should be slightly longer than the maximum off-time encountered in normal operation. Setting a shorter off-time could result in inadequate overload protection, and setting a much longer off-time can affect the startup operation.

#### **Minimum Load Current**

The LM5009 requires a minimum load current of  $\approx$ 500 µA to ensure the boost capacitor (C5) is recharged sufficiently during each off-time. In this evaluation board, the minimum load current is provided by the feedback resistors (R2, R3), allowing the board's minimum load current to be specified at zero.



FIGURE 5. Complete Evaluation Board Schematic

~	
-	
4	
4	
ĆΠ	

Bill of Materials						
Item	Description	Mfg., Part Number	Package	Value		
C1	Ceramic Capacitor	TDK C3225X7R2A105M	1210	1.0 µF, 100V		
C2	Ceramic Capacitor	TDK C3225X5R1C226M	1210	22 µF, 16V		
C3, 4	Ceramic Capacitor	TDK C2012X7R2A104M	0805	0.1 µF, 100V		
C5	Ceramic Capacitor	TDK C2012X7R2A223M	0805	0.022 µF, 100V		
C6		Unpopulated	0805			
C7	Ceramic Capacitor	TDK C2012X7R2A222M	0805	2200 pF		
C8	Ceramic Capacitor	TDK C2012X7R2A103M	0805	0.01 µF, 100V		
C9		Unpopulated	0805			
D1	Schottky Diode	Diodes Inc. DFLS1100	Power DI 123	100V, 1A		
L1	Power Inductor	TDK SLF7045T-221MR33	7 mm x 7 mm	220 µH, 0.45A		
R1	Resistor	Vishay CRCW08053403F	0805	<b>340 k</b> Ω		
R2	Resistor	Vishay CRCW08057501F	0805	7.50 kΩ		
R3	Resistor	Vishay CRCW08052491F	0805	2.49 kΩ		
R4	Resistor	Vishay CRCW0805000Z	0805	0 Ω		
R5	Resistor	Vishay CRCW08052553F	0805	255 kΩ		
R6	Resistor	Vishay CRCW08051153F	0805	115 kΩ		
U1	Switching Regulator	National Semiconductor LM5009MM	MSOP-8			



#### **Circuit Performance**



FIGURE 6. Efficiency vs Load Current



FIGURE 7. Efficiency vs Input Voltage



FIGURE 8. Output Voltage Ripple



FIGURE 9. Switching Frequency vs. Load Current

## **PCB Layout**



**Board Silkscreen** 



**Board Top Layer** 

20181117

**AN-1445** 



Board Bottom Layer (viewed from top)

AN-1445

# Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

Products		Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench	
Audio	www.national.com/audio	App Notes	www.national.com/appnotes	
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns	
Data Converters	www.national.com/adc	Samples	www.national.com/samples	
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards	
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging	
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green	
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts	
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality	
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback	
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy	
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions	
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero	
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic	
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training	

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

#### Copyright© 2010 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com