

# DP8408A/9A Fastest DRAM Access Mode

National Semiconductor  
Application Brief 9  
Tim Garverick  
Rusty Meier  
January 1986



DP8408A/9A Fastest DRAM Access Mode

If one desires the fastest possible operation of the DP8408A/9A multi-mode dynamic RAM controller/driver in accessing DRAMs, mode 4, externally controlled access mode should be considered.

In using mode 4 there are three input signals which must be considered:

- 1)  $\overline{\text{RASIN}}$ —generates  $\overline{\text{RAS}}$
- 2)  $\text{R}/\overline{\text{C}}$ —switches between rows and columns on the address outputs
- 3)  $\overline{\text{CASIN}}$ —generates  $\overline{\text{CAS}}$

In producing these signals a delay will be needed between  $\overline{\text{RASIN}}$  and  $\text{R}/\overline{\text{C}}$  and between  $\text{R}/\overline{\text{C}}$  and  $\overline{\text{CASIN}}$ . (**Note:** In mode 4 external generation of  $\overline{\text{CASIN}}$  can produce  $\overline{\text{CAS}}$  faster than automatic generation of  $\overline{\text{CAS}}$ .)

Two important parameters have been added to the DP8408A/9A data sheets that help one compute the minimum acceptable delays between the above-mentioned signals. These parameters are:

- 1)  $t_{\text{DIF1}} = \text{MAXIMUM} (t_{\text{RPDL}} - t_{\text{RHA}}) = 13 \text{ ns}$   
where  $t_{\text{RPDL}} = \overline{\text{RASIN}}$  to  $\overline{\text{RAS}}$  delay  
 $t_{\text{RHA}} = \text{row address held from column select}$
- 2)  $t_{\text{DIF2}} = \text{MAXIMUM} (t_{\text{RCC}} - t_{\text{CPDL}}) = 13 \text{ ns}$   
where  $t_{\text{RCC}} = \text{column select to column address valid}$   
 $t_{\text{CPDL}} = \overline{\text{CASIN}}$  to  $\overline{\text{CAS}}$  delay

These parameters are specified as being less than what would be calculated using the min/max values given for  $t_{\text{RCC}}$ ,  $t_{\text{CPDL}}$ ,  $t_{\text{RPDL}}$  and  $t_{\text{RHA}}$  in the DP8408A/9A specification sheets, because on-chip delays track over temperature and supply variations.

The equation for the delay between  $\overline{\text{RASIN}}$  and  $\text{R}/\overline{\text{C}}$  that guarantees the specified DRAM  $t_{\text{RAH}}$  is:

$$\begin{aligned} \text{min delay required} &= t_{\text{DIF1}} + t_{\text{RAH}} \\ &= 13 \text{ ns} + t_{\text{RAH}} \\ \text{where } t_{\text{RAH}} &= \text{DRAM minimum row address hold time from } \overline{\text{RAS}} \end{aligned}$$

The equation for the delay between  $\text{R}/\overline{\text{C}}$  and  $\overline{\text{CASIN}}$  that guarantees the specified DRAM  $t_{\text{ASC}}$  is:

$$\begin{aligned} \text{min delay required} &= t_{\text{DIF2}} + t_{\text{ASC}} \\ &= 13 \text{ ns} + t_{\text{ASC}} \\ \text{where } t_{\text{ASC}} &= \text{DRAM minimum column address set-up time to } \overline{\text{CAS}} \end{aligned}$$

To produce the above-mentioned delays between signals, a  $\pm 2 \text{ ns}$  resolution delay line can be used as follows:

$$\begin{aligned} \text{(assuming } t_{\text{RAH}} &= 20 \text{ ns, } t_{\text{ASC}} = 0 \text{ ns)} \\ \overline{\text{RASIN}} \text{ to } \text{R}/\overline{\text{C}} \text{ delay} &= 13 \text{ ns} + 20 \text{ ns} \\ &= 33 \text{ ns} \\ \text{R}/\overline{\text{C}} \text{ to } \overline{\text{CASIN}} \text{ delay} &= 13 \text{ ns} + 0 \text{ ns} \\ &= 13 \text{ ns} \end{aligned}$$

Thus,  $\text{R}/\overline{\text{C}}$  must follow  $\overline{\text{RASIN}}$  by a minimum of 33 ns and  $\overline{\text{CASIN}}$  must follow  $\text{R}/\overline{\text{C}}$  by a minimum of 13 ns. With a delay line of  $\pm 2 \text{ ns}$  resolution, the  $\overline{\text{RASIN}}$  to  $\text{R}/\overline{\text{C}}$  and  $\text{R}/\overline{\text{C}}$  to  $\overline{\text{CASIN}}$  delays can be typical of 35 ns and 15 ns, respectively. (See *Figures 1 and 2*.)

This scheme will provide a maximum  $\overline{\text{RASIN}}$  to  $\overline{\text{CAS}}$  delay of:

$$\begin{aligned} &35 \text{ ns} + 15 \text{ ns} + 2 \text{ ns (resolution uncertainty)} \\ &+ \text{MAXIMUM} (t_{\text{CPDL}}) = 52 \text{ ns} + \text{MAXIMUM} (t_{\text{CPDL}}) \end{aligned}$$

For the DP8408/9-2,  $\text{MAXIMUM} (t_{\text{CPDL}}) = 58 \text{ ns}$ .

For the DP8408A/9A (no dash),  $\text{MAXIMUM} (t_{\text{CPDL}}) = 68 \text{ ns}$  (not 58 ns as indicated in data sheets up to November 1982).

The fastest mode 4 accesses (with the assumed delay line and DRAM parameters) are therefore, 110 ns and 120 ns, respectively, for the -2 and non-dash parts.

The maximum  $\overline{\text{RASIN}}$  to  $\overline{\text{CAS}}$  delay ( $t_{\text{RICL}}$ ) in mode 5 (auto mode) for the DP8408/9-2 (which guarantees a min  $t_{\text{RAH}}$  of 20 ns) is 130 ns. The maximum  $t_{\text{RICL}}$  in mode 5 for the DP8408A/9A (no dash) is 160 ns.

Thus, it is shown that if the features offered by the DP8408A/9A automatic modes can be sacrificed, mode 4 (externally controlled access) may be used to obtain the fastest memory access.

AB-9




FIGURE 1. Mode 4 Timing Relationships

TL/F/8403-1




FIGURE 2. Mode 4 Externally Generated Signals

TL/F/8403-2

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor Corporation**  
1111 West Bardin Road  
Arlington, TX 76017  
Tel: 1(800) 272-9959  
Fax: 1(800) 737-7018

**National Semiconductor Europe**  
Fax: (+49) 0-180-530 85 86  
Email: cnjwge@tevm2.nsc.com  
Deutsch Tel: (+49) 0-180-530 85 85  
English Tel: (+49) 0-180-532 78 32  
Français Tel: (+49) 0-180-532 93 58  
Italiano Tel: (+49) 0-180-534 16 80

**National Semiconductor Hong Kong Ltd.**  
19th Floor, Straight Block,  
Ocean Centre, 5 Canton Rd.  
Tsimshatsui, Kowloon  
Hong Kong  
Tel: (852) 2737-1600  
Fax: (852) 2736-9960

**National Semiconductor Japan Ltd.**  
Tel: 81-043-299-2309  
Fax: 81-043-299-2408