

PHYTER® Design & Layout Guide

National Semiconductor
Application Note 1469
Brad Kennedy, David Miller
April 29, 2008



1.0 Introduction

The PHYTER family of products are robust, full featured, low power, 10/100 Physical Layer devices. With cable length performance far exceeding IEEE specifications and features that provide lower cost solutions, for both 10BASE-T and 100BASE-TX Ethernet protocols, the devices ensure compatibility and inter-operability with other standards based Ethernet products in these applications:

- High End Peripheral Devices
- Industrial Controls
- Factory Automation
- General Embedded Applications

Use of this document, in conjunction with product datasheets, Application Notes, and reference designs, will help ensure issue free system products.


Topics covered include:

- MDI (Twisted Pair/CAT-V) Connections
- Power Supply Decoupling
- MAC Interface

- Clock Connections
- LED Connections
- Configuration (Strap) Connections
- Unused/Reserved Pins
- PCB Layers (stack-up)
- Component Selection/Recommendations

Product Applicability:

DP83640	DP83849C	DP83848C
	DP83849I	DP83848I
	DP83849ID	DP83848YB
	DP83849IF	DP83848VYB
		DP83848M
		DP83848T
		DP83848H
		DP83848J
		DP83848K




20191101

FIGURE 1. Typical Application

2.0 MDI (TP/CAT-V) Connections

The network or Medium Dependent Interface (MDI) connection is via the transmit (TD+ & TD-) and receive (RD+ & RD-) differential pair pins. These connect to a termination network, then to 1:1 magnetics (transformer) and an RJ-45. For space savings the magnetics and RJ-45 may be a single integrated component. A standard CAT-V Ethernet cable is then used to connect to the rest of the network. *Figure 2* shows the recommended 10/100 Mb/s twisted pair interface circuit. Note: PHYTER family termination and center tap connections are different from previous National Ethernet devices.



20191102


FIGURE 2. 10/100 Mb/s Twisted Pair Interface

2.1 PCB LAYOUT CONSIDERATIONS

- Place the 49.9 ohm, 1% resistors, and 0.1μF decoupling capacitor, near the PHYTER TD+/- and RD+/- pins and via directly to the Vdd plane.
- Stubs should be avoided on all signal traces, especially the differential signal pairs. See *Figure 3*.
- Within the pairs (e.g. TD+ & TD-) the trace lengths should be run parallel to each other and matched in length. Matched lengths minimize delay differences, avoiding an increase in common mode noise and increased EMI. See *Figure 3*.
- Ideally there should be no crossover or via on the signal paths. Vias present impedance discontinuities and should be minimized. Route an entire trace pair on a single layer if possible.
- PCB trace lengths should be kept as short as possible.
- Signal traces should not be run such that they cross a plane split. See *Figure 4*. A signal crossing a plane split may cause unpredictable return path currents and would likely impact signal quality as well, potentially creating EMI problems.
- MDI signal traces should have 50 ohm to ground or 100 ohm differential controlled impedance. Many tools are available online to calculate this, a couple of such tools are located at


<http://www.emclab.umn.edu/pcbtlc/index.html>

http://www.ultracal/articles/diff_z.pdf



20191117

FIGURE 3. Differential Signal Pair - Stubs



20191104


FIGURE 4. Differential Signal Pair- Plane Crossing

2.2 CALCULATING IMPEDANCE

- The following equations can be used to calculate the differential impedance of the board.

Microstrip Impedance - Single-ended

$$Z_o = \left(\frac{87}{\sqrt{Er + 1.41}} \right) \ln \left(5.98 \frac{H}{0.8W + T} \right)$$




20191105

W = Width of the trace
H = Height of dielectric above the return plane
T = Trace thickness
Er = Relative permittivity of the dielectric

FIGURE 5. Microstrip Impedance - Single-ended

Microstrip Impedance - Differential

$$Z_{diff} = 2Z_o \left(1 - 0.48 \left(e^{\left(-0.96 \frac{S}{H} \right)} \right) \right)$$



20191106


W = Width of the trace
H = Height of dielectric above the return plane
T = Trace thickness
S = Space between traces
Er = Relative permittivity of the dielectric

FIGURE 6. Microstrip Impedance - Differential

- For microstrip traces, a solid ground plane is needed under the signal traces. The ground plane helps keep the EMI localized and the trace impedance continuous. Since stripline traces are typically sandwiched between the ground/supply planes, they have the advantage of lower EMI radiation and less noise coupling. The trade off of using strip line is lower propagation speed.

Stripline Impedance - Single-ended

$$Z_o = \frac{60}{\sqrt{Er}} \ln \left(1.9 \frac{2H + T}{0.8W + T} \right)$$




20191107

W = Width of the trace
H = Height of dielectric above the return plane
T = Trace thickness
Er = Relative permittivity of the dielectric

FIGURE 7. Stripline Impedance - Single-ended

Stripline Impedance - Differential

$$Z_o = 2Z_o \left(1 - 0.347 \left(e^{-2.9 \frac{S}{H}} \right) \right)$$



20191108

W = Width of the trace
H = Height of dielectric above the return plane
T = Trace thickness
S = space between traces
Er = Relative permittivity of the dielectric

FIGURE 8. Stripline Impedance - Differential

2.3 RJ-45 CONNECTIONS

The transformer used in the MDI connection provides DC isolation between local circuitry and the network cable. The center tap of the isolated winding has “Bob Smith” termination through a 75 ohm resistor and a 1000 pF cap to chassis ground. The termination capacitor should be rated to a voltage of at least 2kV.

Note: “Bob-Smith termination does not apply for Power Over Ethernet (PoE) applications.

“Bob-Smith” termination is used to reduce noise resulting from common mode current flows, as well as reduce susceptibility to any noise from unused wire pairs on the RJ-45.

2.4 MDI EMI RECOMMENDATIONS

The following recommendations are provided to help improve EMI performance:

- Use a metal shielded RJ-45 connector, and connect the shield to chassis ground.
- Use magnetics with integrated common mode choking devices.
- Do not overlap the circuit and chassis ground planes, keep them isolated. Connect chassis ground and system ground together using two size 1206 zero ohm resistors across the void between the ground planes on either side of the RJ-45. These resistors can be removed or replaced with alternative components (i.e. capacitors or EMI beads) during system level certification testing if necessary.

3.0 Fiber Optic Implementations

Some PHYTER family products include the ability to utilize the MDI interface to connect to fiber optic transceivers. Individual device datasheets describe how to terminate the MDI signals when enabling Fiber Mode in these devices.

Although the termination requirements for fiber mode operation differ from the termination requirements of twisted pair operation, the characteristic impedance of the terminations and the associated signal traces are the same. Therefore, the same MDI signal routing recommendations described in *Section 2.1 PCB LAYOUT CONSIDERATIONS* of this document apply to Fiber enabled systems as well.

4.0 Power Supply Filtering

The device Vdd supply pins should be bypassed with low impedance 0.1 μ F surface mount capacitors. To reduce EMI, the capacitors should be placed as close as possible to the component Vdd supply pins, preferably between the supply pins and the vias connecting to the power plane. In some systems it may be desirable to add 0 ohm resistors in series with supply pins, as the resistor pads provide flexibility if adding EMI beads becomes necessary to meet system level certification testing requirements. (See *Figure 9*.)

It is recommended the PCB have at least one solid ground plane and one solid Vdd plane to provide a low impedance power source to the component. This also provides a low impedance return path for non-differential digital MII and clock signals.

A 10.0 μ F capacitor should also be placed near the PHY component for local bulk bypassing between the Vdd and ground planes.




FIGURE 9. Vdd Bypass Layout

4.1 POWER FEEDBACK SUPPLY

Some PHYTER products utilize PCB traces to connect an internal regulator to core supply pins. On these products, the PFBOUT pin should be tied to the PFBIN1 & 2 pins using as much PCB copper as possible. A 10.0 μ F tantalum capacitor in parallel with a 0.1 μ F cap should be placed close to the PFBOUT pin, and 0.1 μ F caps should be placed close to the PFBIN1 and PFBIN2 pins. (See *Figure 10*.)




FIGURE 10. Power Feedback Connection

5.0 MAC Interface (MII/RMII)

The Media Independent Interface (MII) connects the PHYTER component to the Media Access Controller (MAC). The MAC may in fact be a discrete device, integrated into a microprocessor, CPU or FPGA. On the MII signals, the IEEE specification states the bus should be 68 ohm impedance.

For space critical designs, the PHYTER family of products also support Reduced MII (RMII). For additional information on this mode of operation please refer to “AN-1405 DP83849 - Single 10/100 Mb/s Ethernet Transceiver Reduced Media Dependent Interface (RMII).”

5.1 TERMINATION REQUIREMENT

To reduce digital signal energy, 50 ohm series termination resistors are recommended for all MII output signals (including RXCLK, TXCLK, and RX Data signals.) Note that DP83849 and DP83640 products provide integrated 50 ohm signal terminations, making external termination resistors unnecessary.

5.2 RECOMMENDED MAXIMUM TRACE LENGTH

Although RMII and MII are synchronous bus architectures, there are a number of factors limiting signal trace lengths. With a longer trace, the signal becomes more attenuated at the destination and thus more susceptible to noise interfer-

ence. Longer traces also act as antennas, and if run on the surface layer, can increase EMI radiation. If a long trace is running near and adjacent to a noisy signal, the unwanted signals could be coupled in as cross talk.

It is recommended to keep the signal trace lengths as short as possible. Ideally, keep the traces under 6 inches.

Trace length matching, to within 2.0 inches on the MII or RMII bus is also recommended. Significant differences in the trace lengths can cause data timing issues.

As with any high speed data signal, good design practices dictate that impedance should be maintained and stubs should be avoided throughout the entire data path.

6.0 Clock Requirements

PHYTER family products support either an external CMOS level oscillator source or a crystal resonator device. The X1 pin is the clock input, requiring either 25 or 50 MHz depending on the MII mode used.

In MII mode (or RMII master mode in some products) either a 25 MHz crystal or 25 MHz oscillator may be used. For all PHYTER family products, the use of standard RMII mode (not RMII master mode) requires the use of a 50 MHz oscillator.

The input clock signal is also buffered and provided as an output signal on some PHYTER family products.


6.1 EXTERNAL OSCILLATOR CLOCK SOURCE

If an oscillator is used, X1 should be tied to the clock source and X2 should be left floating. No series or load termination is required from the clock source, but may prove beneficial in some circumstances.

For EMI purposes, it may be beneficial to include series termination to limit the energy sourced from the oscillator. If series termination is used, the termination resistor should be placed as close to the oscillator output as possible on the PCB.

For longer traces, series termination coupled with matched parallel termination to ground and matched trace impedance may prove beneficial as well. If a parallel termination resistor is used, it should be placed as closely as possible to the X1 pin.

Connections for using an oscillator are shown in *Figure 11*. Specifications for CMOS oscillators are listed in *Table 1*.



20191111

FIGURE 11. Oscillator Circuit

6.2 CRYSTAL CLOCK SOURCE


For MII mode (or RMII master mode on the DP83640), the recommended crystal to use is a 25 MHz, parallel, 20 pF load crystal resonator. Figure 12 shows a typical circuit for a crystal resonator. The load capacitor values will vary with the crystal vendors; check with the vendor for load recommendations.

Approximate load capacitor values can be calculated by

$$2 \times \text{Crystal load spec} - 7 \text{ pF} = C_L$$

The oscillator circuit is designed to drive a parallel resonance AT cut crystal with a minimum drive level of 100 mW and a maximum of 500 mW. If a crystal is specified for a lower drive level, a current limiting resistor should be placed in series between X2 and the crystal.

As a starting point for evaluating an oscillator circuit, if the requirements for the crystal are not known, C_{L1} and C_{L2} should be set at 33 pF, and R_1 should be set at 0 Ohms.



20191112

FIGURE 12. Crystal Oscillator Circuit

Specifications for the crystal are listed in *Section 10.1 OSCILLATOR OR CRYSTAL*.

7.0 Led and non-LED Strap Pins


PHYTER products support both conventional configuration strap input/output pins and multi-purpose Light Emitting Diode (LED) I/O pins. The LED pins can display the status of Link, Speed, Activity, or the presence of Collisions.

Many conventional strap input/output pins have high impedance (10k to 20k) default strap resistors present internal to the device. In order to overdrive these internal strap resistors, it is recommended that 2.2k resistors be used for selecting non-default strap options.

Additionally, even though the internal strap resistors are adequate for configuring the device in most applications, in some applications with noisy environments it is recommended that additional external 2.2k straps be used to select default options as well.

With regard to multi-purpose LED I/O pins, in order to achieve dual input/output functionality, the active state of each LED output driver is dependent on the input logic level sampled during power-up/reset. For example, if a multifunction LED pin is resistively pulled low, then the corresponding output will be configured as active high. Conversely, if an input is resistively pulled high, then the corresponding output will be configured as active low.

Figure 13 illustrates examples of both conventional and multi-purpose LED pin strap configurations.




20191113

FIGURE 13. AN Strapping and LED Loading Example

8.0 PCB Layer Stacking

To meet signal integrity and performance requirements, at minimum a four layer PCB is recommended for implementing PHYTER components in end user systems. The following layer stack-ups are recommended for four, six, and eight-layer boards, although other options are possible.




20191115

FIGURE 14. PCB Stripline Layer Stacking

Within a PCB it may be desirable to run traces using different methods, microstrip vs. stripline, depending on the location of

the signal on the PCB. For example, it may be desirable to change layer stacking where an isolated chassis ground plane is used. Figure 15 illustrates alternative PCB stacking options.



20191116

FIGURE 15. Alternative PCB Stripline Layer Stacking

9.0 Unused Pins/Reserved Pins

The PHYTER family of products from National Semiconductor provide internal pull-ups or pull-downs on most pins. The datasheets for the specific products detail which pins have internal pull-ups or pull-downs, and which pins require external pull resistors.

Even though a device may have internal pull-up or pull-down resistors, a good practice is to terminate unused CMOS inputs, rather than allowing them to float. Floating inputs could result in unstable conditions.

In theory, CMOS inputs can be tied directly to Vdd or ground, minimizing component count and board area. However, its considered a safer practice to pull an unused input pin high or low with a pull-up or pull-down resistor. It is also possible to group together adjacent unused input pins, and as a group pull them up or down using a single resistor.

10.0 Component Selection

Within a design, selection of certain components is critical. This is due to the device being designed to specific criteria of critical parameters. These components include:

- Clock source - oscillator or crystal
- Magnetics

10.1 OSCILLATOR OR CRYSTAL

The parametric specifications for utilizing an external oscillator are shown in Table 1.

The commonly used crystal is "AT cut" and fundamental frequency. This is the recommended type for PHYTER components since AT cut exhibits the most frequency stability over a wide temperature range. The requirements for 25 MHz crystals are listed Table 2.

In the case where multiple clock sources are needed, a high speed PLL clock distribution driver is recommended. The drivers may be obtained from vendors such as Texas Instrument, Pericom, and Integrated Device Technology. Please consult vendor for specifics.

TABLE 1. 25 MHz Crystal Oscillator Requirements

Parameter	Min	Typ	Max	Units	Condition
Frequency	-	25 / 50	-	MHz	
Frequency Stability	-	-	± 50	ppm	0°C to 70°C, 1 year aging, load change
Rise/Fall Time	-	-	6	ns	20 - 80%
Jitter (short term)	-	-	25	ps	Cycle-to-cycle, driving 10 pF load
Jitter (long term)	-	-	200	ps	Accumulative over 10 μs
Load Capacitance	15	-	-	pF	
Symmetry	40	-	60	%	
Logic 0	-	-	10% VDD	V	VDD = 3.3 V nominal
Logic 1	90% VDD	-	-	V	VDD = 3.3 V nominal

TABLE 2. 25 MHz Crystal Requirements

Parameter	Min	Typ	Max	Units	Condition
Frequency	-	25	-	MHz	-
Frequency Tolerance	-	-	± 50	ppm	0°C to 70°C
Frequency Stability	-	-	± 50	ppm	1 year aging
Load Capacitance C _L	15	-	40	pF	Total C _L including C1 and C2

TABLE 3. Recommended Crystal Oscillators

Manufacturer	Description	Part Number
Vite Technology	www.viteonline.com	25 MHz 7.5 x 5 mm Crystal Oscillator VCC1-B2B-25M000
Raltron	www.raltron.com	25 MHz 7.5 x 5 mm Crystal Oscillator C04305L-25.000MHz
Valpey Fisher	www.valpeyfisher.com	

Note: Contact oscillator manufactures for latest information on part numbers and product specifications. All oscillators and circuits should be thoroughly tested and validated before use in production.

10.2 MAGNETICS

The magnetics have a large impact on the PHY performance as well. While several components are listed below, others may be compatible following the requirements listed in Table 4. It is recommended that the magnetics include both an isolation transformer and an integrated common mode choke to reduce EMI.

When doing the layout, do not run signals under the magnetics. This could cause unwanted noise crosstalk. Likewise void the planes under discrete magnetics, this will help prevent common mode noise coupling.

To save board space and reduce component count, an RJ-45 with integrated magnetics may be used.

TABLE 4. Magnetics Requirements

Parameter	Typ	Units	Condition
Turn Ratio	1:1	-	± 2%
Insertion Loss	-1	dB	1 - 100 MHz
Return Loss	-16	dB	1 - 30 MHz
	- 12	dB	30 - 60 MHz
	- 10	dB	60 - 80 MHz
Differential to Common Rejection Ration	- 30	dB	1 - 50 MHz
	- 20	dB	50 - 150 MHz
Crosstalk	- 35	dB	30 MHz
	- 30	dB	60 MHz
Isolation	1,500	Vrms	HPOT

Current recommended magnetics include:

TABLE 5. Recommended Magnetics

Manufacturer	Description	Part Number	
Bel Fuse, Inc.	www.belfuse.com	S558-5999-U7	Typical Application
		SI-60062-F	Integrated
Pulse Engineering, Inc.	www.pulseeng.com	H1102	Typical Applications
		H2019	POE Applications
		J0011D21B	Integrated

Note: Contact magnetics manufactures for latest part numbers and product specifications. All magnetics should be thoroughly tested and validated before using them in production.

Other magnetics with comparable characteristics should operate equally well. For a more complete list please visit the PHYTER web page at:

www.national.com/kbase/category/Ethernet.html#54

11.0 Reset Operation

PHYTER products include an internal power-on reset (POR) function and does not need to be explicitly reset after power up, for normal operation. If required during normal operation, the device can be reset by a hardware or a software reset.

11.1 HARDWARE RESET

A hardware reset is accomplished by applying a low pulse (TTL level), with a duration of at least 1 ms, to the RESET_N. This will reset the device such that all registers will be re-initialized to default values and the hardware configuration values will be re-latched into the device (similar to the power-up/reset operation).

11.2 SOFTWARE RESET

A software reset is accomplished by setting the reset bit (bit 15) of the Basic Mode Control Register (BMCR). The period of time from setting the reset bit, to the time when software reset has concluded is approximately 1 ms.

The software reset will reset the device such that all registers will be reset to default values and the hardware configuration values will be maintained. Software driver code must wait 3 ms following a software reset before allowing further serial MII (MDIO/MDC) communications with the device.

12.0 Other Applicable Documents

The following documents should be used in conjunction with this document, to assist in designing with PHYTER products:

- DP83848C/I/YB/M/T/VYB/J/K PHYTER Datasheet
- DP83848C/I/YB/M/T/VYB/J/K User Information Notes
- DP83848C/I/YB/M/T/VYB/J/K Reference Design (Schematics, BOM, Gerber files)
- DP83849C/I/ID/IF Datasheets and Reference Designs
- DP83640 Datasheet and Reference Design
- NSC Application Note AN-1519: Transformerless Ethernet Operation
- IEEE 802.3 and 802.3u specifications (For 10/100 Mb/s operation)
- <http://www.emclab.umn.edu/pcbtlc/index.html>
- http://www.ultracal/articles/diff_z.pdf

For additional information on the PHYTER family of products, please visit National Semiconductor's Design Assistance web pages at:

www.national.com/appinfo/networks/webench/dp83848.html
www.national.com/appinfo/networks/webench/dp83849.html
www.national.com/appinfo/networks/webench/dp83640.html

Notes

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench
Audio	www.national.com/audio	Analog University	www.national.com/AU
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns
Power Management	www.national.com/power	Feedback	www.national.com/feedback
Switching Regulators	www.national.com/switchers		
LDOs	www.national.com/ldo		
LED Lighting	www.national.com/led		
PowerWise	www.national.com/powerwise		
Serial Digital Interface (SDI)	www.national.com/sdi		
Temperature Sensors	www.national.com/tempsensors		
Wireless (PLL/VCO)	www.national.com/wireless		

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com



**National Semiconductor
Americas Technical
Support Center**
Email:
new.feedback@nsc.com
Tel: 1-800-272-9959

**National Semiconductor Europe
Technical Support Center**
Email: europe.support@nsc.com
German Tel: +49 (0) 180 5010 771
English Tel: +44 (0) 870 850 4288

**National Semiconductor Asia
Pacific Technical Support Center**
Email: ap.support@nsc.com

**National Semiconductor Japan
Technical Support Center**
Email: jpn.feedback@nsc.com