# Driving the ADC14DS105 High-Speed A/D Converter for High Performance

The ADC14DS105 is a dual 14-bit 105 MHz converter with serial LVDS outputs. It has an input bandwidth of 1 GHz and a low power of 1W total. The ADC14DS105 is useful in many applications. Its dual channels are handy for I and Q channel processing, useful in the design of communication systems and basestations. Design implementation will be discussed, focused on how to provide input signals and clock to the ADC14DS105 and reading data from its serial interface. Lastly, the unique output drive details are reviewed.

### Input Signal Conditioning

Achieving 14-bit performance requires applying an input with good phase and amplitude matching to the differential pins of the analog input. Converters with switched cap inputs can be challenging, but this challenge can be overcome by using a good high frequency transformer or buffer amplifier such as the LMH6552.

Switched cap inputs loads are part of the sample-and-hold amplifier present in most high-speed Analog-to-Digital Converters (ADCs). Omitting on-board buffer amplifiers provides wide bandwidth without the power drain of a wide band amplifier. Unfortunately it presents a dynamic load to the devices driving the converter. This might be more commonly known as a "ping and ring." When the ADC is driven by a transformer, the input capacitance makes a resonant circuit with its driving transformer. When the capacitor closes or opens, the change will result in a ring on both inputs. These rings must not be filtered, and most important is for them to settle before the National Semiconductor Application Note 1716 Bill Odom September 2007



next conversion. The most important quality of a driving transformer is gain and phase balance across secondary windings. A typical transformer drive configuration is shown in *Figure* 1. Using this configuration, the ADC14DS105 will provide an SNR of 73 to 75 dBFS and an SFDR of 85 to 90 dBFS at input frequencies up to 100 MHz. For higher input frequencies other configurations are required (see datasheet).



30037901

FIGURE 1. Transformer Drive Circuit

An LMH6552 may also be used to drive the converter. It will provide isolation between the converters switched cap input in the signal source. Additionally, noise and anti aliasing filters may be easily constructed between the converter and the ADC14DS105.

*Figure 2* illustrates a 4.3 MHz 2<sup>nd</sup> order Low-Pass (LP) filter between the LMH6552 and the ADC14DS105.



FIGURE 2. LMH6552 Driving a Circuit With 5<sup>th</sup> Order Low Pass Filter

### **Clock Signal**

There is a direct connection between clock jitter and SNR. The clock jitter path of the ADC14DS105 is less than 100 fs. Low jitter clock sources are required to preserve the superb jitter and SNR of the ADC14DS105. The SNR will be limited if an inferior source is used to generate the clock. Higher analog input frequencies require lower jitter clock sources. For specific data timing details, see the ADC14DS105 data sheet. The Pletronics 7745 or the Vectron VCC1 are used as clock sources on the ADC14DS105 eval board. Although their clock jitter is specified at 3 ps, we have found it to be less than 200 fs when used to encode the ADC. With a 240 MHz input, this yields an SNR of 71 dBFS. These clock sources give the best jitter when powered by 5V (appropriate buffers must be used to drive the ADC).

AN-1716

#### **Output Interface**

The ADC14DS105 is designed with an LDVS serial output format. Its output is shown in *Figure 3*. The serial differential LVDS outputs offer many design advantages over CMOS, including, lower pin count, higher noise immunity and lower radiated emissions.

There is a data cell with each clock edge (refer to data sheet). To provide a complete 14-bit output word at a 105 MHz data rate, the output rate would have to be 14 \* 105 MHz or 1.47 GHz. SerDes FPGAs give rise to bit error rates when capturing an ADC's output. Therefore, this high switching speed can be a challenge for digital capture.

To address this dilemma, The LVDS output of the ADC14DS105 is available in single lane or dual lane format. At lower frequencies, the data might be acquired through the single lane. At higher sample rates the dual lanes are used. The single or dual lane mode is selectable by exercising pin-48 of the converter.

In the dual lane mode, the data rate is divided by 2 and interleaved between the dual output ports. In our product evaluations, conversion clock rates up 65 MHz are used in the single lane mode. At conversion rates above 65 MHz the dual lanes are used. The "switchover point" between dual and single lane modes depends of the abilities of the digital data receiver (FPGA, etc).

Serial data clock and data frame are provided for ease of capturing data. A word alignment function is available on pin 47. It will shift the phase relationship between the serial clock and data. This is useful when timing race conditions appear in the data receive paths. The frame output provides a boundary for the data word.

The amplitude of the LVDS differential signals may be controlled by adjusting the programming resistor attached to pin-29 of the ADC.



## **Additional Controls**

A power-down function is available for individual channels on pins 57 and 20. Exercising this function on both channels will reduce power consumption to very low levels.

The OF/DCS pin of the converter (19) controls clock and data format functions. Through this function the clock duty cycle stabilizer may be controlled. This pin also determines the data output format (offset binary or 2's compliment.)

#### Summary

The ADC14DS105 is an easy-to-use high-bandwidth, lowpower ADC. It provides design flexibility and performance enhancements that include high bandwidth with a low power solution.

# Notes

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



N-1716

۷

National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 
 National Semiconductor Europe

 Customer Support Center

 Fax: +49 (0) 180-530-85-86

 Email: europe.support@nsc.com

 Deutsch Tel: +49 (0) 69 9508 6208

 English Tel: +49 (0) 87 024 0 2171

 Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560