### LP3943/LP3944 as a GPIO Expander

#### National Semiconductor Application Note 1715 Anssi Raisanen October 2007



#### **General Description**

LP3943/44 are integrated LED drivers with SMBUS/I<sup>2</sup>C compatible interface. They have open drain outputs with 25 mA maximum output current. LP3943 has 16 outputs while LP3944 has 8 outputs. The state of the outputs can be read through output status registers. This enables the use of LP3943/44 as a general purpose input output (GPIO) expander. To enable output high pull-up resistors are required for all LED outputs that are going to be used as digital outputs. This is due to open drain configuration of the LED outputs. LP3943/44 also have two programmable PWM generators which can freely be set to control any of the outputs.

This document describes how to use LP3943/44 as a GPIO expander. It is recommended that circuit datasheets are read first and used in conjunction with this document.

**Typical Application Circuit** 

#### Features


- SMBUS/I<sup>2</sup>C to Parallel input/output expander
- 16 (8) Open drain outputs that can be used as GPIO pins
- Two programmable PWM generators which can be linked to any outputs
- 3 programmable SMBUS/I<sup>2</sup>C address pins allows 8 different addresses
- 2.3V to 5.5V operating voltage
- Reset input
- LLP24 Package

VDDIO 5V SMBUS/I<sup>2</sup>C VDD LED15 SDA LED14 SDA SCL LED13 SCL PORTx.D RESET LED12 GPIO 8 to 15 LED11 LED10 Processor/ LED9 μController LED8 LED7 LED6 A2 LED5 A1 LED4 GPIO 0 to 7 **A**0 LED3 LED2 LED1 GND LED0 30037801

FIGURE 1. LP3943 Configured to 16 Channel GPIO Expander

# .P3943/LP3944 as a GPIO Expander

## AN-1715



#### **Register Table**

When used only as GPIO expander registers 0x00 to 0x01 (0x00 for LP3944) and 0x06 to 0x09 (0x06 to 0x07 for LP3944) are of interest. Registers 0x00 and 0x01 are used to read the status of the I/Os. Registers 0x06 to 0x09 are used

to control the status of the outputs. However all outputs don't have to be set as GPIOs. Some of them can be set to drive LEDs or used as PWM generators. When used in this kind of mixed mode configuration register 0x02 to 0x05 are used for programing the PWM generators.

Address	Register Name (LP3944)	Read / Write	Function (LP3944)	
0x00	Input 1	Read Only	LED0 to 7 Input Register	
0x01	Input 2 (Register 1)	Read Only	LED 8 to 17 Input Register (None)	
0x02	PSC0	R/W	Frequency Prescaler 0	
0x03	PWM0	R/W	PWM Register 0	
0x04	PSC1	R/W	Frequency Prescaler 1	
0x05	PWM1	R/W	PWM Register 1	
0x06	LS0	R/W	LED0-3 Selector	
0x07	LS1	R/W	LED4-7 Selector	
0x08	LS2 (Register 8)	R/W	LED8-11 Selector (None)	
0x09	LS3 (Register 9)	R/W	LED12-15 Selector (None)	

#### TABLE 1. LP3943/44 Register Table

LP3943/44 Register table. Where registers of the devices differ LP3944 registers are shown in brackets. More detailed register explanation can be found from datasheets.

#### SMBUS/ I<sup>2</sup>C Interface

The SMBUS/I<sup>2</sup>C bus is a multi-master serial interface designed to connect low speed peripherals to a microcontroller. SMBUS/I<sup>2</sup>C uses only two bidirectional open-drain lines, Serial Data (SDA) and Serial Clock (SCL). Both lines needs to be connected to a positive power supply with pull-up resistors. SMBUS/I<sup>2</sup>C bus uses a 7-bit address space. The LP3943/44 has four static address bits and three bits are selectable with address select inputs. This allows up to 8 LP3943/44s to be connected to a sigle SMBUS/I<sup>2</sup>C bus. For detailed information how to control LP3943/44 with SMBUS/I<sup>2</sup>C bus refer to datasheets.

#### I/O Ports

The LP3943's 16 open drain outputs (8 outputs in LP3944) are entirely independent and can be used as inputs or outputs as user preferes. When used as signal outputs open drain structure can't produce the logic high state. For this reason all output ports need a pull-up resistor to enable both signal levels. Pull-up resistors can be connected to different voltage level than the circuit to create a simple level shifting. When used as inputs pull-up resistors are not reguired if the feeding circuitry can produce both signal levels at adequate levels.

LP3943/44 outputs have four different states as described in the datasheet. Two of these states are used when outputs are configured as GPIOs, Hi-Z and Output LOW. When used as output with pull-up resistors Hi-Z equals to logic high and Output LOW to logic low. When outputs are configured to inputs output state needs to be set to Hi-Z. State of the outputs are controlled through registers LS0 to LS3 (LS0 and LS1 in LP3944). Because four different output states are available two control bits per output are reguired. After startup all outputs are set to Hi-Z by default.

#### Read Mode (Input Mode)

All ports that are used as inputs should be set to Hi-Z mode. The status of the inputs are read through the input registers. Outputs LED0 to LED7 are read through register 0x00 (Input 1) and outputs LED8 to LED17 through register 0x01 (Input 2). Note that also pins that are configured to outputs are read. To read the status of the outputs, the master (microcontroller) first adresses the slave device (LP3943/44). Since LP3934/44 only supports write during chip addressing the eight bit is set to "0" (write). LP3943 acknowledges this and the master sends the address of the register to be read. After LP3943/44 acknowledges this master creates a repeted start followed by a device address with eight bit set to "1" (read). LP3943 acknowledges this and sends the data of the register to the SDA line. After this the transmission is either ended with STOP condition or addressing of the next register is started. Register read is described more detailed in the datasheet.

If the data on the input pins changes faster then the master can read it, that data will be lost.

#### Write Mode (Output Mode)

To write to a output, master (microcontroller) first addresses the slave device (LP3943/44). By setting the eight bit to "0" write mode is entered. Slave acknowledges this and the master sends the address of the register to be written. After Slave has acknowledged this master sends the data. After this the transmission is ended with STOP condition or addressing of the next register is started. Each Selector register controls the state of four outputs. All four outputs needs to be written at the same time. If only one output needs to be changed master must know the states of the other three outputs in the same Selector register. This can be done by first reading the status of the Selector register and then writing the same values to those register bits. Also if input and outputs are on the same Selector register care must be taken not to write inputs to Output LOW. Writing input low can cause large amount of current flow through the input if logic high is applied to it.

#### Auto Increment

When multiple registers are written or read at the same time lot of addressing is reguired on the I2C bus. LP3943/44 supports the **Auto Increment** function to minimize this traffic. Auto increment automatically increments the register address AN-1715

after write or read. This is continued until write or read sequence is ended with STOP condition. This allows to read or write all registers with only one addressing. More information about Auto Increment can be found from the datasheets.

#### **Pull-up Resistors**

The values of the pull-up resistors depends on the required strength of the logic high state. Note that in logic low state open drain output pins of the LP3943/44 can sink up to 25 mA currents but the source current depends on the pull-up resistors. Smaller pull-up resistor values result to higher source currents but the current consumption is also increased during output low.

#### **Tips and Tricks**

Since four outputs are always written at the same time, it is wise to group the inputs and outputs regarding these registers. For example, if 4 inputs and 12 outputs are required LED0 to LED3 could be used as inputs and LED4 to LED15 as outputs. This way register 0x06 (LS0) would not need any write operations and during output changes there wouldn't be danger of writing to the inputs. Also the outputs that perform a certain function could be grouped to same selector registers. If all I/Os needs to be set to Hi-Z state, applying a logic

low to the RST pin for at least 10 ns will set the device to its default state (all outputs in Hi-Z).

It should be noted that all outputs don't have to be set as digital inputs / outputs. Some of the outputs can drive LEDs or other peripherals and the rest of them can be set as GPIOs. Figure 3 shows an exaple of LP3944 in this kind of mixed mode configuration. Outputs LED0 to LED2 are connected in parallel to drive a vibration motor with current up to 75 mA. The outputs are controlled with PWM generator 0 with PWM frequency set to minimum (0.625 Hz). LED3 is driving a speaker to generate audible effect. PWM generator 1 is set to control LED3 with 160 Hz maximum frequency. LED4 and LED5 are set as inputs and are connected to input switches with proper pull-up resistors. LED6 and LED7 are used to drive indicator LEDs. Indicator LEDs can be controlled either on and off or they can be synchronized to vibration motor to generate combined vibrating and visual alarm. In this example indicator LEDs and input switches are in the same control register (LS1). Switch inputs must be kept in Output Hi-Z when writing indicator LEDs on and off. Table 2 shows how to set the registers for this example.

This is just a single example to show how LP3943/44 can be used in variety of applications. If 16 inputs/outputs are not enough up to 8 LP3943s can be connected to single SMBUS/ I<sup>2</sup>C bus to bring up to 128 input/output channels available.




FIGURE 3. LP3944 in Mixed Mode Configuration

AN-1715

Address (HEX)	Register Name	Register Value (BIN)	Description
0x00	Input 1	XXXXXXXX	Input read register
0x01	Register1	XXXXXXXX	None
0x02	PSC0	1111111	PWM frequency for the vibration motor, set to 0.625 Hz (PWM0)
0x03	PWM0	1000000	Duty cycle for the vibration motor, set to 50%
0x04	PCS1	0000000	PWM frequency for the speaker, set to 160 Hz (PWM1)
0x05	PWM1	1000000	Duty Cycle for the speaker, set to 50%
0x06	LS0	11101010	LED3 set to PWM1, LED0 to LED2 set to PWM0
0x07	LS1	01010000	LED4 and LED5 set to Hi-Z (input), LED6 and LED7 set to Output LOW (LEDs are on)
0x08	Register 8	XXXXXXXX	None
0x09	Register 9	xxxxxxxx	None

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



N-1715

1

National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tei: 1-800-272-9959 
 National Semiconductor Europe

 Customer Support Center

 Fax: +49 (0) 180-530-85-86

 Email: europe.support@nsc.com

 Deutsch Tel: +49 (0) 69 9508 6208

 English Tel: +49 (0) 87 024 0 2171

 Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560