## Applying Dual and Quad FET Op Amps

National Semiconductor
Application Note 262 May 1981



| Trace | Vertical | Horizontal |
| :---: | :---: | :---: |
| A | $20 \mathrm{~V} / \mathrm{Div}$ |  |
| B | $10 \mathrm{~V} / \mathrm{Div}$ | $50 \mu \mathrm{~s} / \mathrm{Div}$ |
| C | $10 \mathrm{~V} / \mathrm{Div}$ |  |
| D | $20 \mathrm{~V} / \mathrm{Div}$ |  |

FIGURE 2. Oven-controller waveforms from Figure 1's circuit show A1's oscillator output (Trace A) and A2's integrator output (B) as the latter resets periodically to OV. Trace C displays A4's ramp input, and (D) indicates the LM395's power input to the oven heater.

## PLATINUM RTD HIGH TEMPERATURE THERMOMETER WITH ANALOG AND DIGITAL OUTPUTS

Another temperature related circuit appears in Figure 3. In this circuit an LF347 is used to signal condition a Platinum RTD and provide simultaneous analog and frequency outputs. These outputs are accurate to $\pm 1^{\circ} \mathrm{C}$ over a range of $300^{\circ} \mathrm{C}-600^{\circ} \mathrm{C}\left(572^{\circ} \mathrm{F}-1112^{\circ} \mathrm{F}\right)$. Although the circuit maintains linearity over a much wider range the non-linear response of the RTD over wide range is the limitation to accurate, wide range operation (see graph, Figure 4).
A1 functions as a negative gain inverter to drive a constant current through the platinum sensor. The LM129 and the 5.1 k resistor provide the current reference. Because A1 operates at negative gain the voltage across the sensor is extremely low and self-heating induced errors are eliminated. A1's output potential, which varies with the platinum sensor's temperature, is fed to A2. A2 provides scaled gain and offsetting so that its output will swing from 3.00 V to 6.00 V for a $300^{\circ} \mathrm{C}$ to $600^{\circ} \mathrm{C}$ temperature swing at the platinum sensor.

A3 and A4 form a voltage-to-frequency converter which generates a 300 Hz to 600 Hz output from A2's 3 V to 6 V analog output. A3 integrates in a negative-going direction at a slope which is linearly dependent upon A2's output voltage. A4 compares A3's negative ramp to the LM129's positive reference voltage by current summing in the $10 \mathrm{k} \Omega$ resistors. When the negative value of the ramp just exceeds the LM129 voltage A4's output goes positive, turning on the 2N4393 FET and resetting the A3 integrator. AC feedback at A4 causes it to "hang up" in the positive state long enough to completely discharge the integrator capacitor.


FIGURE 3. Generate simultaneous analog level and frequency outputs using one LF347 package by signal-conditioning a platinum RTD sensor. You can calibrate this high temperature ( $300^{\circ} \mathrm{C}$ to $600^{\circ} \mathrm{C}$ ) measuring circuit to $\pm 1^{\circ} \mathrm{C}$ by using three trimming pots.

TL/H/12587-4

| Temperature $\left({ }^{\circ} \mathbf{C}\right)$ | Resistance $(\Omega)$ |
| :---: | :---: |
| 600 | 318.2 |
| 500 | 284.7 |
| 400 | 249.8 |
| 300 | 219.2 |
| 200 | 177.3 |
| 100 | 139.2 |
| 0 | 100.0 |

FIGURE 4. A platinum RTD sensor's resistance decreases linearly from $600^{\circ} \mathrm{C}$ to $300^{\circ} \mathrm{C}$. Then, from $300^{\circ} \mathrm{C}$ to $0^{\circ} \mathrm{C}$, the sensor's resistance deviates from a straight line slope and degrades the Figure 3 circuit's accuracy beyond $\pm 1^{\circ} \mathrm{C}$.

To calibrate this circuit, substitute a high quality decade box (e.g., General Radio \#1432-K) for the sensor. Alternately adjust the zero $\left(300^{\circ} \mathrm{C}\right)$ and full-scale $\left(600^{\circ} \mathrm{C}\right)$ potentiome ters for the resistance values noted in Figure 4 until A2's output is calibrated. Next, adjust the $200 \mathrm{k} \Omega$ frequency output trim so the frequency output corresponds to the analog value at A2's output.

## VOLTAGE CONTROLLED SINE WAVE OSCILLATOR

Figure 5 diagrams a very high performance voltage controlled sine wave oscillator which uses a single LF347 package. For a $0 \mathrm{~V}-10 \mathrm{~V}$ input the circuit produces sine wave outputs of 1 Hz to 20 kHz with better than $0.2 \%$ linearity. In addition, distortion is about $0.4 \%$ and the sine wave output frequency and amplitude settle instantaneously to a step input change. The circuit's sine wave output is achieved by non-linearly shaping the triangle wave output of a voltage-to-frequency converter
Assume the 2 N 4393 FET is on and A1's output has just gone low. With the FET on, A1's " + " input is grounded and A1 functions as a unity gain inverter. In this state its output will be equal to - $\mathrm{E}_{\mathrm{IN}}$ (Trace A, Figure 6). This negative voltage is applied to the A2 integrator which responds by ramping in a positive direction (Trade B, Figure 6). This posi-tive-going ramp is compared by A3 to the LM329 7 V reference which is contained within its symmetrically bounded positive feedback loop. The paralleled diodes compensate the diodes in the bridge. When the positive-going ramp voltage just nulls out the -7 V produced by the LM329, diode


TL/H/12587-5
FIGURE 5. An LF347-based voltage-controlled sine wave oscillator combines high performance with versatility. For OV to 10 V inputs, this circuit generates 1 Hz to $\mathbf{2 0} \mathbf{~ k H z}$ outputs with better than $0.2 \%$ linearity and only $\mathbf{0 . 4 \%}$ distortion.
bound A3's output goes positive (Trace D, Figure 6). The 100 pF capacitor provides a frequency adaptive trim to A3's trip point, aiding V/F linearity at high frequencies by compensating A3's relatively slow response time when used as a comparator. The 10 pF capacitor provides AC positive feedback to A3's positive input (Trace C, Figure 6). The positive output of A3 is inverted by the 2N2369 transistor which also has the effect of further shortening A3's response time. It does this by using a heavy feed-forward capacitor in its base drive line. This allows the transistor to complete switching just barely after the A3 output has begun to move! (Trace E, Figure 6). The 2N2369's negative output turns off the 2N4393 FET. This lifts A1's "+" input from ground and causes A1 to become a unity gain follower. This forces A1's output to immediately slew to the value of $\mathrm{E}_{\mathrm{IN}}$. This causes the A2 integrator to reverse in direction, forming a triangle wave. When A2 ramps far enough negative A3 will again switch and the entire cycle will repeat. The triangle output at A2 is fed to the discrete transistors which form a sine shaper. This configuration uses the logarithmic relationship between collector current and $V_{B E}$ in transistors to smooth the triangle wave. The last amplifier in the quad package provides gain and buffering and furnishes the sine wave output (Trace F, Figure 6).


| Trace | Vertical | Horizontal |
| :---: | :---: | :---: |
| A | 20V/Div |  |
| B | 20V/Div |  |
| C | 10V/Div |  |
| D | 20V/Div | $20 \mu \mathrm{~s} / \mathrm{Div}$ |
| E | 50V/Div |  |
| F | 2V/Div |  |
| G | 0.2VDiv |  |

FIGURE 6. Waveforms from the oscillator shown in Figure 5 show that upon receiving A1's negative voltage (Trace A), A2 ramps in a positive direction (B).
This ramp joins the AC feedback delivered to A3's positive input (C); Trace D depicts A3's positive-going output. This output in turn is inverted by the 2N2369 transistor (E), which turns off the 2N4393 and drives A1's positive input above ground. A2's triangle output also connects to four sine-shaper transistors and A4 and finally emerges as the circuit's sine wave output (F). A distortion analyzer's output (G) shows the circuit's minimum distortion products after trimming.

To calibrate the circuit apply 10 V to the input and adjust the wave shape trim and symmetry trim for minimum distortion on a distortion analyzer. Next, adjust the input voltage for an output frequency of 10 Hz and trim the low frequency distortion potentiometer for minimum indication on the distortion analyzer. Finally, alternately adjust the zero and full-scale potentiometers so that inputs of $500 \mu \mathrm{~V}$ and 10 V yield respective outputs of 1 Hz and 20 kHz . Distortion products are shown in Trace G, Figure 6.
This circuit provides an unusually clean and wide ranging response to rapidly changing inputs, something most sine wave oscillators cannot do. Figure 7 shows the circuit's response to a 10 V ramp applied to the input. The output is singularly clean, with no untoward dynamics, even during or following the high speed reset of the ramp.

$1 \mathrm{~ms} / \mathrm{DIV}$
TL/H/12587-7
FIGURE 7. Applying a 10 V ramp input (top trace) to the Figure 5 circuit's input produces an extremely clean output (bottom trace) with no glitches, ringing or overshoot, even during or after the ramp's high speed reset.

## SINE WAVE VOLTAGE REFERENCE

Figure 8 depicts a simple and economical sine wave circuit which provides a fixed 1 kHz output with a precise 2.50 Vrms amplitude. The circuit may be used as inexpensive AC calibration source or anywhere an amplitude stabilized AC source is required. Q1 is set up in a phase shift oscillator configuration and oscillates at 1 kHz . The sine wave at Q1's collector is AC coupled to A1, which has a closed loop gain of about 5 . A1's output, which is the circuit's output, is halfwave rectified by the diode and a DC potential appears across the $1 \mu \mathrm{~F}$ capacitor.
This positive voltage is compared by A2 to a voltage derived from the LM329 reference. The diode in the potentiometer wiper arm compensates the rectifying diode. The diode in A2's feedback loop prevents negative voltages from being applied to Q1 (and the feedback capacitor, an electrolytic) on start-up. A2 amplifies the difference of the reference and output signals at a gain of 10 . The output of A2 is used to provide collector bias for Q1, completing an amplitude stabilizing feedback loop around the oscillator. The $2 \mu \mathrm{~F}$ electrolytic provides stable loop compensation. The $5 \mathrm{k} \Omega$ potentiometer is adjusted so that the circuit output is exactly 2.50 V . This output will show less than 1 mV shift for $\pm 5 \mathrm{~V}$ variation in either supply. Drift is typically $250 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ and distortion is inside 1\%.


TL/H/12587-8
FIGURE 8. Reduce parts count and save money by basing this precision sine wave voltage reference on an LF353 dual FET op amp IC. This circuit generates a 1 kHz sine wave at 2.50 Vrms. The 2N2222A transistor functions as a phaseshift oscillator. The A1, A2 combination amplifies and amplitude stabilizes the circuit's sine wave output.

## ANALOG-TO-DIGITAL CONVERTER

An extremely versatile integrating analog-to-digital converter appears in Figure 9. A single LF347 quad implements the A/D converter which can be either internally or externally triggered. As shown, the converter provides a 10-bit serial output word with a 10 ms full-scale conversion time.
To understand this circuit assume the mode select switch is in the "free run with delay" position and the 2N4393 FET has just been turned off. The A2 integrator, biased from the LM129 reference, begins to ramp in a negative-going direction (Trace B, Figure 10). The 2N2222A transistor provides $\mathrm{a}-0.6 \mathrm{~V}$ or $\mathrm{a}+7 \mathrm{~V}$ feedback output bound for A 4 , keeping its output from saturating and aiding high speed response. AC positive feedback assures clean transitions. A3 is set up as a 100 kHz oscillator. The LM329 and the diodes provide a temperature compensated bipolar switching threshold reference for the oscillator. During the time A4 is low the pulses from A3's output are passed by the 2N3904 transistor. When A4 goes high the 2N3904 is biased on and no more pulses appear (Trace D, Figure 10). Since A2's output ramp is linear the length of time A4 spends low is directly proportional to the value of $\mathrm{E}_{\mathrm{IN}}$. The number of pulses at the 2N3904 output provides a digital indication of this information. A2's ramp continues to run after A4 goes high and the actual conversion ends. When the time constant associated with the "free run with delay" mode charges to 2 V A1's output goes high (Trace A, Figure 10), turning on the 2N4393 FET, which resets the integrator. A1 stays high until the AC feedback provided by the 150 pF capacitor decays below 2V. At this point A1 goes low, A2 begins to ramp
and a new conversion cycle starts. False data at the converter output is prevented during the time A1 is high by resistor diode gating at the 2N3904 base.
Normally, a $\pm 1$ count uncertainty at the output will be introduced because the 100 kHz clock runs asynchronously with the conversion cycle. This problem is eliminated by the diode and 4.7 k resistor which run between A1's output and the A3 negative input. These components force the oscillator to synchronize to the conversion cycle at each falling edge of A1's output. The length of time between conversions in the "free run with delay" mode is adjustable by varying the RC combination associated with this switch position. The converter may be triggered externally by any source with a greater than 2 V amplitude. In the "free run" mode the converter self triggers immediately after A4 goes high. Thus, the conversion time will vary with the input voltage.
This is graphically illustrated in the photo of Figure 11. Here, a positive biased sine wave (Trace B, Figure 11) is fed into the A/D input. Because the A/D resets and self triggers immediately after converting, the A2 ramp output shapes a ramp constructed envelope of the input signal (Trace C, Figure 11). Trace A shows this in time expanded form. Note that the $-120 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ temperature coefficients of the Polystyrene capacitors in the integrator and oscillator will tend to track, aiding drift performance in this circuit. From $15^{\circ} \mathrm{C}$ to $35^{\circ} \mathrm{C}$ this circuit achieves 10 -bit absolute accuracy. To calibrate this circuit apply 10.00 V to the input and adjust the FS trim for 1000 pulses out per conversion. Next, apply 0.05 V and adjust zero trim for 5 pulses out per conversion. Repeat this procedure until the adjustments converge.


TL/H/12587-9
FIGURE 9. Three mode select switch positions offer a choice of internal or external trigger conditions for this integrating A/D converter. Over $15^{\circ} \mathrm{C}$ to $35^{\circ} \mathrm{C}$, this trimmable converter provides a 10-bit serial output, converts in 10 ms and accepts 0 V to 10 V inputs.


TL/H/12587-10

| Trace | Vertical | Horizontal |
| :---: | :--- | :---: |
| A | $5 \mathrm{~V} /$ Div |  |
| B | $10 \mathrm{~V} /$ Div | $1 \mathrm{~ms} /$ Div |
| C | 10V/Div |  |
| D | $5 \mathrm{~V} /$ Div |  |

FIGURE 10. Depicting the operation of Figure 9's A/D circuit in "free run with delay" mode, Trace A shows A1's output low. In this state, integrator A2 starts to ramp in a negative-going direction (Trace B). When A2's ramp potential barely exceeds the input voltage's
negative value, A4's output goes high (C). This transition turns on the 2N3904 transistor, which shuts off the TTL output pulse train (D).


TL/H/12587-11

| Trace | Vertical | Horizontal |
| :---: | :--- | :--- |
| A | 1V/Div | $2 \mathrm{~ms} /$ Div |
| B | 5V/Div | $20 \mathrm{~ms} /$ Div |
| C | 5V/Div | $20 \mathrm{~ms} /$ Div |

FIGURE 11. Illustrating the A/D converter's operation in the "free run" mode, Trace B shows a positively biased sine wave input. Because reset and self trigger occur instantly after conversion. A2's output produces a ramp-constructed envelope of the input (Trace C). Trace A shows a time expanded form of the envelope waveform.

## HIGH OUTPUT CURRENT AMPLIFIER

Figure 12 shows a scheme for obtaining high output current into a load by using all 4 amplifiers in an LF347 to supply output power. It operates on the principle that all the amplifiers have to supply the same current as A1, whether that current is plus, minus or zero. A single LF347 can be used to drive a $600 \Omega$ load to $\pm 11 \mathrm{~V}$ in this fashion. Two LF347
packages permit $\pm 40 \mathrm{~mA}$ of output current. The series RC damper prevents oscillations. The circuit of Figure 13 is similar but features a gain of 10 and output to a floating load. A1 amplifies the signal and A2 helps it drive the load. A3 operates as a unity gain inverter and A4 helps it to drive the load. This circuit will easily drive a $2000 \Omega$ floating load to $\pm 20 \mathrm{~V}$.


TL/H/12587-12
FIGURE 12. Utilizing current-amplifying capabilities, one LF347 can drive a $600 \Omega$ load to $\pm 11 \mathrm{~V}$. For additional power, two LF347's can supply an output current of $\pm 40 \mathrm{~mA}$.


TL/H/12587-13
FIGURE 13. Configured as a high output current amplifier with a gain of 10 , this LF347 circuit can drive a $200 \Omega$ floating load to $\pm 20 \mathrm{~V}$.
LIFE SUPPORT POLICY
NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

| National Semiconductor Corporation <br> 1111 West Bardin Road Arlington, TX 76017 <br> Tel: 1(800) 272-9959 <br> Fax: 1(800) 737-7018 <br> http://www.national.com | National Semiconductor Europe <br> Fax: +49 (0) 180-530 8586 <br> Email: europe.support@nsc.com <br> Deutsch Tel: +49 (0) 180-530 8585 <br> English Tel: +49 (0) 180-532 7832 <br> Français Tel: +49 (0) 180-532 9358 <br> Italiano Tel: +49 (0) 180-534 1680 | National Semiconductor Hong Kong Ltd. <br> 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong <br> Tel: (852) 2737-1600 <br> Fax: (852) 2736-9960 | National Semiconductor Japan Ltd. <br> Tel: 81-043-299-2308 <br> Fax: 81-043-299-2408 |
| :---: | :---: | :---: | :---: |

