TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

T 6 A 4 1

COLUMN DRIVER LSI FOR A DOT MATRIX LCD

The T6A41 is a column driver with 64-output channels for a medium- or small-scale dot matrix LCD.

The T6A41 realizes low power LCD systems using the CMOS Si-Gate process.

The T6A41 has two bi-directional data Input/Output pins and three types of data flow (pin program):

① $O_1 \rightarrow O_{64}$, ② $O_{64} \rightarrow O_1$, ③ $O_1 \rightarrow O_{32}$, $O_{64} \rightarrow O_{33}$.


FEATURES

- 64-output column driver
- Three types of data flow (bi-directional);
 - ① O₁→O₆₄
 - ② O₆₄→O₁
 - ③ $O_1 \rightarrow O_{32}$, $O_{64} \rightarrow O_{33}$
- High speed operation
- Low power consumption
- Power supply: 5V ± 10%
- 92-pin plastic flat package

QFP92-P-1818-0.70A

Weight: 1.4g (typ.)

BLOCK DIAGRAM



961001EBA2


- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

 The products described in this document are subject to foreign exchange and foreign trade control laws.

 The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

 The information contained herein is subject to change without notice.


PIN ASSIGNMENT



PIN FUNCTIONS

PIN NAME	1/0	FUNCTIONS						LEVEL	
O ₁ to O ₆₄	Output	LCD drive signal output						V _{DD} to V _{LC5}	
DIO1, DIO2	1/0	Bi-directional data input	Bi-directional data input and output						
SCP	Input	(Shift Clock Pulse) Shift clock pulse input							
FR	Input	(Frame) Frame signal input							
LP	Input	(Latch Pulse) Latch pulse signal input							
	Input	(Dual Mode) Selects dual mode or single mode data	DUAL	DIR	DI01	DI02	DATA DIRECTION	V _{DD} to V _{SS}	
			L	L	OUT	IN	O ₆₄ →O ₁		
DUAL			L	Н	IN	OUT	O ₁ →O ₆₄		
			Н	L	<u> </u>		Do not use		
		flow.	Н	Н	IN	IN	O ₁ →O ₃₂ , O ₆₄ →O ₃₃		
DIR	Input	(Direction) Selects input data flow	Direction) Selects input data flow direction.						
PFR	Input	Polarity of Flame) Usually connected to Vss							
V _{LC2}	_	Power supply for LCD dri	ve						
V _{LC3}	_	Power supply for LCD dri	Power supply for LCD drive						
V_{LC5}	_	Power supply for LCD drive] –	
V_{DD}		Power supply (5V)							
VSS	_	Power supply (0V)	ower supply (0V)						

TIMING DIAGRAM



ABSOLUTE MAXIMUM RATINGS (Ta = 25°C)

ITEM	SYMBOL	RATING	UNIT
Supply Voltage (1)	V _{DD} (Note 1)	-0.3 to 7.0	V
Supply Voltage (2)	V _{LC2} , V _{LC3} , V _{LC5} (Note1, 2)	-0.3 to 7.0	V
Input Voltage	V _{IN} (Note 1)	-0.3 to V _{DD} + 0.3	V
Operating Temperature	T _{opr}	-20 to 75	°C
Storage Temperature	T _{stg}	-55 to 125	°C

(Note 1) Referenced to $V_{SS} = 0V$

(Note 2) Ensure that the following condition is always maintained.

 $\mathsf{V}_{DD}\!\!\geq\!\mathsf{V}_{LC2}\!\!\geq\!\mathsf{V}_{LC3}\!\!\geq\!\mathsf{V}_{LC5}$

ELECTRICAL CHARACTERISTICS


DC CHARACTERISTICS

TEST CONDITIONS (Unless otherwise noted, $V_{SS} = 0V$, $V_{DD} = 5.0V \pm 10\%$, $V_{LC5} = 0V$, Ta = -20 to 75° C)

ITEM		SYMBOL	TEST CIR- CUIT	TEST CONDITIONS		MIN	TYP.	MAX	UNIT	PIN NAME
Operating Voltage (1)		_	_	_		4.5	5.0	5.5	V	V_{DD}
Operating Voltage (2)		_	_	_		0	_	V _{DD} - 3.0	٧	V _{LC5}
Input Voltage	H Level	VIH	_	_		V _{DD} - 1.0	_	V _{DD}	٧	(*)
	L Level	VIL	_	_		0	_	1.0	V	(*)
Output	H Level	VOH	_	I _{OH} = -0.4mA		V _{DD} - 0.4	_	V _{DD}	٧	DIO1, DIO2
Voltage	L Level	VoL	_	I _{OH} = 0.4mA		0	_	0.4	V	DIO1, DIO2
Output Resistance		RCOL	_	$I_d = \pm 50 \mu A$		_	_	30	kΩ	O ₁ to O ₆₄
Operating Frequency		f _{scp}	_	Ta = -20 to 75°C			1	400	kHz	SCP
Current Consumption				$V_{DD} = 5.0V$ $V_{LC2} = 3.0V$ $V_{LC3} = 2.0V$ $V_{LC5} = 0.0V$	Binary Data Input			1.0	mA	Vec
		iss —	$\begin{split} f_{FR} &= 39 \text{Hz} \\ f_{scp} &= 250 \text{kHz} \\ O_1 \text{ to } O_{80} \\ &: \text{No Load} \end{split}$	Input Data : LOW Constant	_	_	0.4	mA	Vss	

(*) DIO1, DIO2, SCP, FR, LP, PFR, DUAL, DIR


AC CHARACTERISTICS



TEST CONDITIONS (VSS = 0V, VDD = 5V \pm 10%, VLC5 = 0V, Ta = - 20 to 75°C)


ITEM	SYMBOL	MIN	MAX	UNIT
Operating Frequency	f _{scp}	_	400	kHz
SCP Pulse Width	t _{CWH} , t _{CWL}	800	_	ns
SCP Rise / Fall Time	t _r , t _f	_	200	ns
LP Set-up Time	tLSU	500	_	ns
LP Hold Time	tLHD	_	10	ns
Data Set-up Time	^t DSU	300	_	ns
Data Hold Time	tDHD	300		ns
Output Data Delay Time	t _{PD} (Note)	_	500	ns

LOAD CIRCUIT




(Note) With load circuit connected

APPLICATION CIRCUIT



OUTLINE DRAWING

QFP92-P-1818-0.70A Unit: mm



Weight: 1.4g (Typ.)